An MLSE receiver for electronic dispersion compensation of OC-192 fiber links

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 11, 2006, Pages 2541-2553

  Bae, Hyeon Min ^b   Ashbrook, Jonathan B ^b   Park, Jinki ^b   Shanbhag, Naresh R ^a,c   Singer, Andrew C ^a,c   Chopra, Sanjiv ^b  

^a IEEE

^b Intersymbol Communications Inc   (United States)

^c University of Illinois at Urbana Champaign   (United States)

Author keywords

A D converter (ADC); Clock data recovery (CDR); Demultiplexer (DEMUX); Electronic dispersion compensation (EDC); Electronic post detection equalization (EDE); G.709 optical transport network (OTN); High speed ASIC

Indexed keywords

ALGORITHMS; ANALOG TO DIGITAL CONVERSION; DEMULTIPLEXING; DISPERSIONS; FIBER OPTICS; GAUSSIAN NOISE (ELECTRONIC); LIGHT POLARIZATION; PHASE LOCKED LOOPS; PHOTODIODES;

CLOCK DATA RECOVERY (CDR); ELECTRONIC DISPERSION COMPENSATION (EDC); ELECTRONIC POST-DETECTION EQUALIZATION (EDE); G.709 OPTICAL TRANSPORT NETWORK (OTN); HIGH-SPEED ASIC;

OPTICAL LINKS;

EID: 33750836133     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.883317     Document Type: Conference Paper

References (20)

1. T. Nielsen and S. Chandrasekhar, "OFC 2004 Workshop on optical and electronic mitigation of impairments," J. Lightw. Technol., vol. 23, no. 1, pp. 131-142, Jan. 2005.
2. H. F. Hauntein, K. Sticht, A. Dittrich, W. Sauer-Greff, and R. Urbansky, "Design of near optimum electrical equalizers for optical transmission in the presence of PMD," in Proc. OFC, 2001, pp. WAA4-1-WAA4-3.
3. H. Bülow and G. Thielecke, "Electronic PMD mitigation-from linear equalization to maximum-likelihood detection," in Proc. OFC, 2001, pp. WAA3-1-WAA3-3.
4. J. P. Elbers, H. Wernz, H. Griesser, C. Glingener, A. Faerbeit, S. Langenbach, N. Stojanovic, C. Dorschky, T. Kupfer, and C. Schulien, "Measurement of the dispersion tolerance of optical duobinary with an MLSE-receiver at 10.7 Gb/s," in Proc. OFC, 2005, OthJ4.
5. E. A. Lee and D. G. Messerschmitt, Digital Communications, 2nd ed. Norwell, MA: Kluwer, 1994.
6. "300 pin multi source agreement for 10 gigabit transponders (SerDes transceivers)," 10 giga MSA Consortium, Apr. 2001.
7. Y. M. Greshishchev and P. Schvan, "A 60 dB gain, 55 dB dynamic range, 10 Gb/s broadband SiGe HBT limiting amplifier," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1914-1920, Dec. 1999.
8. M. Moller, H. M. Rein, and H. Wernz, "13 Gb/s Si-bipolar AGC amplifier IC with high gain and wide dynamic range for optical-fiber receivers," IEEE J. Solid-State Circuits, vol. 29, no. 7, pp. 815-822, Jul. 1994.
9. B. Peetz, B. D. Hamilton, and J. Kang, "An 8-bit 250 megasample per second analog-to-digital converter: operation without a sample and hold," IEEE J. Solid-State Circuits, vol. SC-21, no. 6, pp. 997-1002, Dec. 1986.
10. C. W. Mangelsdorf, "A 400 MHz input flash converter with error correction," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 184-191, Feb. 1990.
11. M. Choi and A. A. Abidi, "A 6-b 1.3-Gsample/s A/D converter in 0.35-μm CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1847-1858, Dec. 2001.
12. R. Walker, Phase-Locking in High Performance Systems. Piscataway, NJ: IEEE Press, 2003.
13. J. D. H. Alexander, "Clock recovery from random binary signals," Electron. Lett., vol. 11, pp. 541-542, Oct. 1975.
14. C. R. Hogge, "A self-correcting clock recovery circuits," J. Lightw. Technol., vol. LT-3, no. 12, pp. 1312-1314, Dec. 1985.
15. Y. M. Greshishchev and P. Schvan, "SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET application," IEEE J. Solid-State Circuits, vol. 35, no. 9, pp. 1353-1359, Sep. 2000.
16. H. Werker, S. Mechnig, C. Holuigue, C. Ebner, G. Mitteregger, E. Romani, F. Roger, T. Blon, M. Moyal, M. Vena, A. Melodia, J. Fisher, G. L. G. de Mercey, and H. Geib, "A 10-GB/s SONET-compliant CMOS transceiver with low crosstalk and intrinsic jitter," IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 2349-2358, Dec. 2004.
17. R. Hegde, A. Singer, and J. Janovetz, "Method and apparatus for delayed recursion decoder," U.S. Patent 200470264555 A1, Jun. 24, 2003.
18. "SFI-4-proposal for a common electrical interface between SONET framers and serializer/deserializer parts for OC-192 interfaces," Optical Internetworking Forum Physical and Link Layer Working Group, OIF-SFI4-01.0, Sep. 2000.
19. P. J. Black and T. H. Meng, "A 140-Mb/s, 32-state, radix-4 Viterbi decoder," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1877-1885, Dec. 1992.
20. "Synchronous Optical Network (SONET) Transport Systems: Common generic criteria," Telcordia Technologies, GR-253-CORE, issue 3, Sep. 2000.