A 2G/3G cellular analog baseband based on a filtering ADC

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 59, Issue 4, 2012, Pages 214-218

  Sosio, Marco ^a   Liscidini, Antonio ^a   Castello, Rinaldo ^a  

^a UNIVERSITY OF PAVIA   (Italy)

Author keywords

Baseband (BB); dynamic range (DR); low pass filters; out of band blockers; receivers; software defined radio (SDR)

Indexed keywords

ANALOG TO DIGITAL CONVERSION; DIGITAL TO ANALOG CONVERSION; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; MOBILE TELECOMMUNICATION SYSTEMS; NOISE ABATEMENT; PASSIVE FILTERS; RECEIVERS (CONTAINERS); RECONFIGURABLE ARCHITECTURES; SOFTWARE RADIO;

BASEBANDS; DYNAMIC RANGE; OUT OF BAND; RECONFIGURABLE RECEIVERS; SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTERS; SOFTWARE-DEFINED RADIOS; UNIVERSAL MOBILE TELECOMMUNICATIONS SYSTEMS; WIRELESS COMMUNICATIONS;

LOW PASS FILTERS;

EID: 84860223948     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2012.2188458     Document Type: Article

References (13)

1. J. Mitola, "The software radio architecture", IEEE Commun. Mag., vol. 33, no. 5, pp. 26-38, May 1995.
2. E. Sacchi, I. Bietti, S. Erba, L. Tee, P. Vilmercati, and R. Castello, "A 15 mW, 70 kHz 1/f corner direct conversion CMOS receiver", in Proc. IEEE Int. CICC, pp. 459-462.
3. M. Sosio, A. Liscidini, F. De Bernardinis, and R. Castello, "A complete DVB-T/ATSC tuner analog base-band implemented with a single filtering ADC", in Proc. IEEE Int. ESSCIRC, pp. 391-394.
4. I. S.-C. Lu, C.-Y. Yu, Y.-H. Chen, L.-C. Cho, C.-H. E. Sun, C.-C. Tang, and G. Chien, "A SAW-less GSM/GPRS/EDGE receiver embedded in a 65 nm CMOS SoC", in Proc. IEEE Int. ISSCC, 2011, pp. 364-366.
5. A. Cicalini, S. Aniruddhan, R. Apte, F. Bossu, O. Choksi, D. Filipovic, K. Godbole, T.-P. Hung, C. Komninakis, D. Maldonado, C. Narathong, B. Nejati, D. O'Shea, X. Quan, R. Rangarajan, J. Sankaranarayanan, A. See, R. Sridhara, B. Sun, W. Su, K. van Zalinge, G. Zhang, and K. Sahota, "A 65 nm CMOS SoC with embedded HSDPA/EDGE transceiver, digital baseband and multimedia processor", in Proc. IEEE Int. ISSCC, 2011, pp. 368-370.
6. M. Brandolini, P. Rossi, D. Manstretta, and F. Svelto, "Toward multistandard mobile terminals-Fully integrated receivers requirements and architectures", IEEE Trans. Microw. Theory Tech., vol. 53, no. 3, pp. 1026-1038, Mar. 2005. (Pubitemid 40421640)
7. S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters, Theory Design and Simulation. Piscataway, NJ: IEEE Press, 1997.
8. J. A. Cherry and W. M. Snelgrove, "Excess loop delay in continuoustime delta-sigma modulators", IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 4, pp. 376-389, Apr. 1999.
9. L. Breems and J. H. Huijsing, Continuous Time Sigma Delta Modulation for A/D Conversion in Radio Receivers. Norwell, MA: Kluwer, 2001.
10. A. Pirola, A. Liscidini, and R. Castello, "Current-mode, WCDMA channel filter with in-band noise shaping", IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1770-1780, Sep. 2010.
11. L. J. Breems, R. Rutten, and G. Wetzker, "A cascaded continuous-time ΣΔ modulator with 67-dB dynamic range in 10-MHz bandwidth", IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2152-2160, Dec. 2004.
12. L. Dorrer, F. Kuttner, A. Wiesbauer, A. Di Giandomenico, and T. Hartig, "10-bit, 3 mWcontinuous time sigma-delta ADC for UMTS in a 0.12-μm CMOS process", in Proc. IEEE Int. ESSCIRC, 2003, pp. 245-248.
13. A. D. Grasso, C. A. Mirabella, and S. Pennisi, "CMOS current-steering DAC architectures based on the triple-tail cell", Int. J. Circuit Theory Appl., vol. 36, no. 3, pp. 233-246, May 2008.