A complete DVB-T/ATSC tuner analog base-band implemented with a single filtering ADC

European Solid-State Circuits Conference

Volumn , Issue , 2011, Pages 391-394

  Sosio, M ^a   Liscidini, A ^a   Castello, R ^a   De Bernardinis, F ^b  

^a UNIVERSITY OF PAVIA   (Italy)

^b Marvell   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

90NM CMOS; CHANNEL BANDWIDTH; DYNAMIC RANGE; FREQUENCY DEPENDENT; FULLY INTEGRATED; IN-BAND NOISE; PASSIVE FILTERING; SYSTEM REQUIREMENTS; WIRELESS RECEIVERS;

MICROPROCESSOR CHIPS; TUNERS;

FILTRATION;

EID: 82955213966     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2011.6044989     Document Type: Conference Paper

References (7)

1. F. Opteynde, "A Maximally-Digital Radio Receiver Front-End", Solid State Circuit Conference, 2010, ISSCC 2010, IEEE International, pp. 450.
2. K. Philips et al., "A Continuous-Time ΣΔ ADC With Increased Immunity to Interferers", IEEE J. Solid State Circuits, Vol. 39, No.12, pp. 2170-2178, December 2004.
3. Ivin Siu-Chuang Lu et al., "A SAW-less GSM/GPRS/EDGE Receiver Embedded in a 65nm CMOS SoC", Solid State Circuit Conference, 2011, ISSCC 2011, IEEE International, pp. 364.
4. A. Cicalini et al., "A 65nm CMOS SoC with Embedded HSDPA/EDGE transceiver, Digital Baseband and Multimedia Processor", Solid State Circuit Conference, 2011, ISSCC 2011, IEEE International, pp. 368.
5. A. Pirola, A. Liscidini and R. Castello, "Current-Mode, WCDMA Channel Filter With In-Band Noise Shaping", IEEE J. Solid State Circuits, Vol. 45, No. 9, pp. 1770-1780, September 2010.
6. M. Z. Straayer and M. H. Perrott, "A 10-bit 20MHz 38mW 950MHz CT ΣΔ with a 5-bit noise-shaping VCO-based quantizer and DEM circuit in 0.13μm CMOS", VLSI Symp. Dig., 2007, pp. 246-247.
7. B. Pandita, K. W. Martin: "Oversampling A/D Converters With Reduced Sensitivity to DAC Nonlinearities", IEEE Transactions on Circuits and Systems-II: Express Briefs, Vol. 56, No. 11, pp. 840-844, November 2009.