Learning conditional abstractions

2011 Formal Methods in Computer-Aided Design, FMCAD 2011

Volumn , Issue , 2011, Pages 116-124

  Brady, Bryan A ^a   Bryant, Randal E ^b   Seshia, Sanjit A ^c  

^a IBM   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTION REFINEMENT; AUTOMATIC TECHNIQUE; BACKGROUND THEORY; EXPERIMENTAL EVALUATION; FIRST ORDER LOGIC; FORMAL VERIFICATIONS; HARDWARE DESIGN; PROCESSOR DESIGN; RANDOM SIMULATION; REGISTER TRANSFER LEVEL; UNINTERPRETED FUNCTIONS;

COMPUTER AIDED DESIGN; LEARNING SYSTEMS;

ABSTRACTING;

EID: 84857764704     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (25)

1. UCLID Verification System. Available at http://uclid.eecs.berkeley.edu.
2. Z. S. Andraus, M. H. Liffiton, and K. A. Sakallah. Refinement strategies for verification methods based on datapath abstraction. In Proceedings of ASP-DAC, pages 19-24, 2006.
3. Z. S. Andraus, M. H. Liffiton, and K. A. Sakallah. CEGAR-based formal hardware verification: A case study. Technical Report CSE-TR-531-07, University of Michigan, May 2007.
4. Z. S. Andraus and K. A. Sakallah. Automatic abstraction and verification of Verilog models. In Proceedings of the 41st Design Automation Conference (DAC), pages 218-223, 2004.
5. C. Barrett, R. Sebastiani, S. A. Seshia, and C. Tinelli. Satisfiability modulo theories. In Handbook of Satisfiability, volume 4, chapter 8. IOS Press, 2009.
6. Berkeley Logic Synthesis and Verification Group. ABC: A System for Sequential Synthesis and Verification. http://www.eecs.berkeley.edu/~alanmi/abc.
7. P. Bjesse. A practical approach to word level model checking of industrial netlists. In CAV '08: Proceedings of the 20th international conference on Computer Aided Verification, pages 446-458, Berlin, Heidelberg, 2008. Springer-Verlag.
8. B. A. Brady, R. E. Bryant, S. A. Seshia, and J. W. O'Leary. ATLAS: automatic term-level abstraction of RTL designs. In Proceedings of the Eighth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE), July 2010.
9. B. A. Brady, S. A. Seshia, S. K. Lahiri, and R. E. Bryant. A User's Guide to UCLID Version 3.0, October 2008.
10. R. K. Brayton and A. Mishchenko. ABC: An academic industrial-strength verification tool. In CAV, pages 24-40, 2010.
11. R. D. Brummayer and A. Biere. Boolector: An efficient SMT solver for bit-vectors and arrays. In In Proc. of TACAS, pages 174-177, March 2009.
12. R. E. Bryant, S. K. Lahiri, and S. A. Seshia. Modeling and verifying systems using a logic of counter arithmetic with lambda expressions and uninterpreted functions. In Proc. Computer-Aided Verification (CAV'02), LNCS 2404, pages 78-92, July 2002.
13. R. E. Bryant and D. R. O'Hallaron. Computer Systems: A Programmer's Perspective. Prentice-Hall, 2002. Website: http://csapp.cs.cmu.edu.
14. J. R. Burch and D. L. Dill. Automated verification of pipelined microprocessor control. In D. L. Dill, editor, Computer-Aided Verification (CAV '94), LNCS 818, pages 68-80. Springer-Verlag, June 1994.
15. E. M. Clarke, A. Gupta, J. H. Kukula, and O. Strichman. SAT based abstraction-refinement using ilp and machine learning techniques. In Proc. Computer-Aided Verification (CAV), volume 2404 of Lecture Notes in Computer Science, pages 265-279, 2002.
16. N. Eén and N. Sörensson. The MiniSAT Page. http://minisat.se.
17. A. Gupta and E. M. Clarke. Reconsidering CEGAR: Learning good abstractions without refinement. In Proc. International Conference on Computer Design (ICCD), pages 591-598, 2005.
18. W. A. Hunt. Microprocessor design verification. Journal of Automated Reasoning, 5(4):429-460, 1989.
19. P. Johannesen. BOOSTER: Speeding up RTL property checking of digital designs through word-level abstraction. In Computer Aided Verification, 2001.
20. S. K. Lahiri and R. E. Bryant. Deductive verification of advanced out-of-order microprocessors. In Proc. 15th International Conference on Computer-Aided Verification (CAV), volume 2725 of LNCS, pages 341-354, 2003.
21. P. Manolios and S. K. Srinivasan. Refinement maps for efficient verification of processor models. In Design, Automation, and Test in Europe (DATE), pages 1304-1309, 2005.
22. T. M. Mitchell. Machine Learning. McGraw-Hill, 1997.
23. R. Quinlan. Rulequest research. http://www.rulequest.com.
24. The CAL Approach. CAL: Conditional Abstraction through Learning. http://uclid.eecs.berkeley.edu/cal.
25. S. Williams. Icarus Verilog. http://www.icarus.com/eda/verilog/.