Toward PDN resource estimation: A law of general power density

International Workshop on System Level Interconnect Prediction, SLIP

Volumn , Issue , 2011, Pages

  Jeong, Kwangok ^a   Kahng, Andrew B ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACTIVITY DENSITY; ACTIVITY DISTRIBUTION; CURRENT SOURCES; DESIGN ITERATION; DESIGN STAGE; EARLY DESIGN STAGES; GENERAL TRENDS; INTERCONNECT PREDICTION; ON CHIP INTERCONNECT; POWER DENSITIES; POWER DISTRIBUTION NETWORK; POWER ESTIMATIONS; POWER LAW; RESOURCE ESTIMATION; ROUTING CONGESTION; SYSTEM LEVELS; VOLTAGE NOISE;

ELECTRIC NETWORK ANALYSIS; ELECTRIC POWER SYSTEM INTERCONNECTION; ESTIMATION;

DESIGN;

EID: 84857206899     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SLIP.2011.6135432     Document Type: Conference Paper

References (20)

1. H. Chernoff, "A Measure of Asymptotic Efficiency for Tests of a Hypothesis Based on the sum of Observations", Annals of Mathematical Statistics 23(4) (1952), pp. 493-507.
2. P. Christie and D. Stroobandt, "The Interpretation and Application of Rent's Rule", IEEE Transactions on Very Large Scale Integration Systems 8(6) (2000), pp. 639-648. (Pubitemid 33777810)
3. J. A. Davis, V. K. De and J. D. Meindl, "A Stochastic Wire-Length Distribution for Gigascale Integration (GSI) -Part I: Derivation and Validation", IEEE Transactions on Electron Devices 45(3) (1998), pp. 580-589. (Pubitemid 128736590)
4. A. Ghosh, S. Devadas, K. Keutzer and J. White, "Estimation of Average Switching Activity in Combinational and Sequential Circuits", Proc. ACM/IEEE Design Automation Conference, 1992, pp. 253-259. (Pubitemid 23610510)
5. K. Jeong, A. B. Kahng and H. Yao, "On Modeling and Sensitivity of Via Count in SOC Physical Implementation", Proc. International SoC Design Conference, 2008, pp. 125-128.
6. S. Landman and R. L. Russo, "On a Pin Versus Block Relationship for Partitions of Logic Paths", IEEE Transactions on Computers 20(12) (1971), pp. 1469-1479.
7. F. N. Najm, "Transition Density: A New Measure of Activity in Digital Circuits", IEEE Transactions on Computer-Aided Design 12(2) (1993), pp. 310-323.
8. F. N. Najm, "A Survey of Power Estimation Techniques in VLSI Circuits", IEEE Transactions on Very Large Scale Integration Systems 2(4) (1994), 446-455.
9. F. N. Najm, R. Burch, P. Yang and I. Hajj, "Probabilistic Simulation for Reliability Analysis of CMOS VLSI Circuits", IEEE Transactions on Computer-Aided Design 9(4) (1990), pp. 439-450. (Pubitemid 20677967)
10. R. Paturi, personal communication, 2010.
11. T. Toms, personal communication, 2010.
12. T. Uezono, K. Okada and K. Masu, "Via Distribution Model for Yield Estimation", Proc. International Symposium on Quality Electronic Design, 2006, pp. 479-484.
13. P. Zarkesh-Ha, J. A. Davis, W. Loh and J. D. Meindl, "Stochastic Interconnect Network Fan-out Distribution Using Rent's Rule", Proc. International Interconnect Technology Conference, 1998, pp. 184-186.
14. Synopsys Design Compiler, http://www.synopsys.com/.
15. MathWorks MATLAB, http://www.mathworks.com/.
16. Cadence NC Verilog, http://www.cadence.com/.
17. Sun Open SPARC Project, http://www.sun.com/processors/opensparc/.
18. Synopsys Prime Time, http://www.synopsys.com/.
19. VirtuTech SIMICS, http://www.virtutech.com/.
20. Cadence SOC Encounter, http://www.cadence.com/.