Injection-locked clock receiver for monolithic optical link in 45nm SOI

2011 Proceedings of Technical Papers: IEEE Asian Solid-State Circuits Conference 2011, A-SSCC 2011

Volumn , Issue , 2011, Pages 149-152

  Leu, Jonathan ^a   Stojanović, Vladimir ^a  

^a Department of Electrical Engineering and Computer Science   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INJECTION LOCKED; INPUT SENSITIVITY; INTEGRATED OPTICAL INTERCONNECTS; LOW POWER; RECEIVER DESIGN; SELF-ADJUSTING; TRANSIMPEDANCE AMPLIFIERS;

CLOCKS; MONOLITHIC INTEGRATED CIRCUITS; OPTICAL INTERCONNECTS;

DIFFERENTIAL AMPLIFIERS;

EID: 84856340060     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2011.6123624     Document Type: Conference Paper

References (4)

1. C. Batten, A. Joshi, J. Orcutt, C. Holzwarth, M. Popovic, J. Hoyt, F. Kartner, R. Ram, V. Stojanovic, and K. Asanovic, "Building manycore processor-to-dram networks with monolithic cmos silicon photonics," Micro, IEEE, vol. PP, no. 99, p. 1, 2009.
2. A. Bhatnagar, C. Debaes, R. Chen, N. Hellman, G. Keeler, D. Agarwal, H. Thienpont, and D. Miller, "Receiverless clocking of a cmos digital circuit using short optical pulses," in Lasers and Electro-Optics Society, 2002. LEOS 2002. The 15th Annual Meeting of the IEEE, vol. 1, pp. 127-128 vol.1, 2002.
3. S. Goswami, J. Silver, T. Copani, W. Chen, H. Barnaby, B. Vermeire, and S. Kiaei, "A 14mw 5gb/s cmos tia with gain-reuse regulated cascode compensation for parallel optical interconnects," in Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International, pp. 100-101,101a, feb. 2009.
4. A. Kern, A. Chandrakasan, and I. Young, "18gb/s optical io: Vcsel driver and tia in 90nm cmos," in VLSI Circuits, 2007 IEEE Symposium on, pp. 276-277, june 2007.