An asynchronous mixed-mode neuro-fuzzy controller for energy efficient machine intelligence SoC

2011 Proceedings of Technical Papers: IEEE Asian Solid-State Circuits Conference 2011, A-SSCC 2011

Volumn , Issue , 2011, Pages 389-392

  Oh, Jinwook ^a   Kim, Gyeonghoon ^a   Yoo, Hoi Jun ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL DOMAIN; ENERGY EFFICIENT; ENERGY-EFFICIENT MACHINE; HIGH THROUGHPUT; MACHINE INTELLIGENCE; MIXED MODE; NEURO-FUZZY CONTROLLER; POWER REDUCTIONS; PROCESSING SPEED; SPECIAL FUNCTIONS; VLSI ARCHITECTURES;

ARTIFICIAL INTELLIGENCE; ASYNCHRONOUS SEQUENTIAL LOGIC; CONTROLLERS; DIGITAL CIRCUITS; VLSI CIRCUITS;

ENERGY EFFICIENCY;

EID: 84856321601     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2011.6123598     Document Type: Conference Paper

References (7)

1. J.-Y. Kim, et al., "A 201.4GOPS 496mW Real-Time Multi-Object Recognition Processor with Bio-Inspired Neural Perception Engine,"IEEE Journal of Solid-State Circuits, vol. 45, no. 1, pp. 32-45, 2010.
2. S. Lee, et al., "A 345mW Heterogeneous Many-Core Processor with an Intelligent Inference Engine for Robust Object Recognition," IEEE ISSCC 2010 Dig. Tech. Papers, pp.332-333., 2010.
3. T. Chen, et al., "A Multimedia Semantic Analysis SoC (SASoC) with Machine Learning Engine," ISSCC Dig. Tech. Papers, pp. 338-339, 2010.
4. J. Oh, et al., "1.2mW On-Line Learning Mixed Mode Intelligent Inference Engine for Robust Object Recognition," Dig. Symp. VLSI Circuits, pp. 17-18, 2010.
5. H. Graf, et al., "A Massively Parallel Digital Learning Processor," Adv. Neural Information Processing Systems 21, pp. 529-536, 2009.
6. J. Oh, et al., "A 57mW Embedded Mixed-Mode Neuro-Fuzzy Accelerator for Intelligent Multi-core Processor," IEEE ISSCC 2011 Dig. Tech Papers, pp. 130-131,2011.
7. S. Russell, el al., "Artificial Intellignece: A Mordan Approach", Prentice Hall, 1995.