A 345mW heterogeneous many-core processor with an intelligent inference engine for robust object recognition

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn 53, Issue , 2010, Pages 332-333

  Lee, Seungjin ^a   Oh, Jinwook ^a   Kim, Minsu ^a   Park, Junyoung ^a   Kwon, Joonsoo ^a   Yoo, Hoi Jun ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

BACKGROUND CLUTTER; BOTTOM-UP ATTENTION; CLUTTERED SCENES; COMPUTATIONAL POWER; FALSE MATCHES; MANY-CORE; MULTI CORE; RECOGNITION ACCURACY; RECOGNITION SPEED; ROBUST OBJECT RECOGNITION; SALIENCY MAP; SALIENT REGIONS; TOPDOWN; VIDEO SEQUENCES; VISUAL ATTENTION; VISUAL ATTENTION MODEL;

INFERENCE ENGINES; MICROPROCESSOR CHIPS; NANOTECHNOLOGY; VIDEO RECORDING; VISUAL COMMUNICATION;

OBJECT RECOGNITION;

EID: 77952131584     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2010.5433905     Document Type: Conference Paper

References (7)

1. K. Kim, et al., "A 125GOPS 583mW Network-on-Chip Based Parallel Processor with Bio-Inspired Visual Attention Engine," ISSCC Dig. Tech. Papers, pp. 308-309, Feb. 2008.
2. J.-Y. Kim, et al., "A 201.4GOPS 496mW Real-Time Multi-Object Recognition Processor with Bio-Inspired Neural Perception Engine," ISSCC Dig. Tech. Papers, pp. 150-151, Feb. 2009.
3. S. Lee, et al., "Familiarity based unified visual attention model for fast and robust object recognition," Pattern Recognition, doi:10.1016/j.patcog.2009.07.014, 2009.
4. D.G. Lowe, "Distinctive image features from scale-invariant keypoints," International Journal of Computer Vision, vol.60, no.20, pp. 91-110, 2004.
5. J.-S.R. Jang, "ANFIS: Adaptive-network-based fuzzy inference system," IEEE Transactions on Systems, Man, and Cybernetics, vol. 23, no. 3, pp. 65-685, May 1993.
6. H.-J. Yoo, et al., "Low-Power NoC for High-Performance SoC Design," CRC Press, 2008.
7. M. Jabri, "Weight Perturbation: An Optimal Architecture and Learning Technique for Analog VLSI Feedforward and Recurrent Multilayer Networks," Neural Computation, vol.3, no.4, pp. 546-565, 1991.