On the memory system requirements of future scientific applications: Four case-studies

Proceedings - 2011 IEEE International Symposium on Workload Characterization, IISWC - 2011

Volumn , Issue , 2011, Pages 159-170

  Pavlovic, Milan ^a   Etsion, Yoav ^a   Ramirez, Alex ^a,b  

^a BARCELONA SUPERCOMPUTING CENTER   (Spain)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CASE-STUDIES; CHIP MULTIPROCESSOR; COMPUTATIONAL PERFORMANCE; FLOATING POINT OPERATIONS PER SECONDS; FUTURE MEMORY; MEMORY BANDWIDTHS; MEMORY FOOTPRINT; MEMORY SYSTEMS; MEMORY TECHNOLOGY; NEGATIVE IMPACTS; PARALLEL SCIENTIFIC APPLICATIONS; PERFORMANCE REQUIREMENTS; PROCESSOR CLUSTER; SCIENTIFIC APPLICATIONS;

BANDWIDTH; MEMORY ARCHITECTURE; SUPERCOMPUTERS;

CACHE MEMORY;

EID: 84856160199     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IISWC.2011.6114176     Document Type: Conference Paper

References (17)

1. G. Abandah and E. Davidson. Configuration independent analysis for characterizing shared-memory applications. In Intl. Parallel Processing Symp., pages 485-491, Mar 1998.
2. A. Agarwal, L. Bao, J. Brown, B. Edwards, M. Mattina, C.-C. Miao, C. Ramey, and D. Wentzlaff. Tile processor: Embedded multicore for networking and multimedia. In Hot Chips, Aug 2007.
3. S. R. Alam, R. F. Barrett, J. A. Kuehn, P. C. Roth, and J. S. Vetter. Characterization of scientific workloads on systems with multi-core processors. In IEEE Intl. Symp. on Workload Characterization, pages 225-236, Oct 2006.
4. M. Bhadauria, V. M. Weaver, and S. A. McKee. Understanding parsec performance on contemporary cmps. In IEEE Intl. Symp. on Workload Characterization, Oct 2009.
5. D. Burger, J. R. Goodman, and A. Kägi. Memory bandwidth limitations of future microprocessors. In Intl. Symp. on Computer Architecture, pages 78-89, 1996.
6. Z. Cvetanovic and R. E. Kessler. Performance analysis of the alpha 21264-based compaq es40 system. In Intl. Symp. on Computer Architecture, pages 192-202, 2000.
7. J. Dongarra, J. Bunch, C. Moler, and G. Stewart. Linpack. www.netlib.org/linpack.
8. R. Kalla, B. Sinharoy, W. J. Starke, and M. Floyd. Power7: IBM's next-generation server processor. IEEE Micro, 30:7-15, 2010.
9. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded Sparc processor. IEEE Micro, 25:21-29, 2005.
10. S. Kottapalli and J. Baxter. Nehalem-EX CPU architecture. In Hot Chips, Aug 2009.
11. L. Liu, Z. Li, and A. H. Sameh. Analyzing memory access intensity in parallel programs on multicore. In Supercomputing, pages 359-367, 2008.
12. The MareNostrum system architecture. http://www.bsc.es/plantillaA.php? catid=200.
13. A. Mericas. Performance monitoring on the POWER5™ microprocessor. In Performance Evaluation and Benchmarking, pages 247-266. CRC Press, 2005.
14. R. C. Murphy and P. M. Kogge. On the memory access patterns of supercomputer applications: Benchmark selection and its implications. IEEE Trans. Computers, 2007.
15. L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, P. Dubey, S. Junkins, A. Lake, R. Cavin, R. Espasa, E. Grochowski, T. Juan, M. Abrash, J. Sugerman, and P. Hanrahan. Larrabee: A many-core ×86 architecture for visual computing. IEEE Micro, 29(1):10-21, 2009.
16. A. D. Simpson, M. Bull, and J. Hill. Identification and Categorisation of Applications and Initial Benchmarks Suite, 2008. www.prace-project.eu.
17. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 programs: characterization and methodological considerations. In Intl. Symp. on Computer Architecture, pages 24-36, 1995.