Analyzing memory access intensity in parallel programs on multicore

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2008, Pages 359-367

  Liu, Lixia ^a   Li, Zhiyuan ^a   Sameh, Ahmed H ^a  

^a Purdue University   (United States)

Author keywords

Intensity; Linear System; Memory Bandwidth; Multicore; Parallel

Indexed keywords

CRITICAL ISSUES; INTENSITY; MEMORY ACCESSES; MEMORY BANDWIDTH; MEMORY BANDWIDTHS; MULTICORE; MULTICORE CHIPS; MULTICORES; NUMERICAL APPLICATIONS; NUMERICAL SOLVERS; ON CHIPS; PARALLEL; PARALLEL CODES; PARALLEL PROGRAMS; PERFORMANCE BOTTLENECKS; PREFETCHING; PROGRAM PERFORMANCES; QUANTITATIVE ANALYSES; SHARED MEMORIES; SPARSE LINEAR SYSTEMS;

INTELLIGENT CONTROL; LINEAR SYSTEMS; TELECOMMUNICATION SYSTEMS;

COMPUTERS;

EID: 57349162113     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1375527.1375579     Document Type: Conference Paper

References (16)

1. Monica S. Lam, et al. The cache performance and optimizations of blocked algorithms. In Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS IV). ACM, April 1991
2. Michael E. Wolf and Monica S. Lam. A Data Locality Optimizing Algorithm. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 30-44, June 1991.
3. Zhiyuan Li and Yonghong Song. Automatic Tiling of Iterative Stencil Loops. ACM Trans. on Programming Languages and Systems 26(6), pp. 975-1028, November, 2004.
4. Alan Jay Smith, Cache Memories. Computing Surveys, 14(3):473-530, September, 1982
5. Dean M. Tullsen and Susan J. Eggers. Limitations of Cache prefetching on a bus-based Multiprocessor. In Proceedings of the 20th annual international symposium on Computer architecture, 1993.
6. th International Symposium on High-Performance Computer Architecture, 2006.
7. S. Carr and K. Kennedy, "Improving the Ratio of Memory Operations to Floating-Point Operations in Loops," ACM Transactions on Programming Languages and Systems, vol. 16, pp. 1768-1810, November 1994. M. E.
8. K. Asanovic and et al. "The Landscape of Parallel Computing Research: A View from Berkeley," EECS Department University of California, Berkeley Technical Report No. UCB/EECS-2006-183 December 18, 2006.
9. L.S Blackford, et al. ScaLAPACK User's Guide, Society for Industrial and Applied Mathematics, Philadelphia, PA, 1997.
10. Andy Cleary, Jack Dongarra. Implementation in ScaLAPACK of divide-and-conquer algorithms for banded and tridiagonal linear systems. University of Tennessee Computer Science Technical Report, 1997.
11. Intel® Math Kernel Library, http://www.intel.com/software/products/ mkl/.
12. E. Polizzi, Ahmed H. Sameh. The SPIKE algorithm: a parallel hybrid banded system solver. Parallel Computing, 2006.
13. Qi Zhang, et al. Parallelization and Performance Analysis of Video Feature Extractions on Multi-Core Based Systems. In proceedings of International Conference on Parallel Processing (ICPP), 2007
14. Sadaf R. Alam, et al. Characterization of Scientific Workloads on Systems with Multi-Core Processors. In International Symposium on Workload Characterization, 2006.
15. Lei Chai, et al. Understanding the Impact of Multi-Core Architecture in Cluster Computing: A Case Study with Intel Dual-Core System, In Cluster Computing and the Grid, 2007
16. John L. Hennessy, David A. Patterson. Computer Architecture: A Quantitative Approach, Fourth Edition, 2007