Design flow for high switching frequency and large-bandwidth analog DC/DC step-down converters for a polar transmitter

IEEE Transactions on Power Electronics

Volumn 27, Issue 2, 2012, Pages 838-847

  Bathily, Malal ^a   Allard, Bruno ^b   Hasbani, Frédéric ^c   Pinon, Vincent ^c   Verdier, Jacques ^b  

^a TEXAS INSTRUMENTS   (France)

^b UNIVERSITÉ DE LYON   (France)

^c STMICROELECTRONICS   (France)

Author keywords

Buck converter; dc dc; pulsewidth modulation (PWM); switch mode power supplies (SMPS); system on chip (SoC)

Indexed keywords

BUCK CONVERTERS; DC/DC; DESIGN FLOWS; DESIGN METHODOLOGY; DYNAMIC PERFORMANCE; LINEAR VOLTAGE REGULATORS; POLAR TRANSMITTER; POWER EFFICIENCY; SMALL-SIGNAL BANDWIDTH; STEP-DOWN CONVERTER; SWITCH-MODE POWER SUPPLIES; SYSTEM ON CHIPS; SYSTEM-ON-CHIP; TEST CHIPS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BANDWIDTH; BICMOS TECHNOLOGY; DESIGN; ENERGY MANAGEMENT; PROGRAMMABLE LOGIC CONTROLLERS; SHAPE MEMORY EFFECT; SWITCHING FREQUENCY; VOLTAGE REGULATORS;

DC-DC CONVERTERS;

EID: 84855642795     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2011.2158659     Document Type: Article

References (12)

1. T.-W. Kwak, M.-C. Lee, and G.-H. Cho, "A 2WCMOS hybrid switching amplitude modulator for edge polar transmitters, " IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2666-2676, Dec. 2007.
2. P. Blanken, R. Karadi, and H. Bergveld, "A 50 MHz bandwidth multimode PA supply modulator for GSM, EDGE and UMTS application, " in Proc. IEEE Radio Freq. Integr. Circuits Symp., 2008, pp. 401-404.
3. R. Shrestha, R. van der Zee, A. de Graauw, and B. Nauta, "A wideband supply modulator for 20 MHz RF bandwidth polar PAs in 65 nm CMOS, " IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1272-1280, Apr. 2009.
4. V. Pinon, F. Hasbani, A. Giry, D. Pache, and C. Garnier, "A single-chip wcdma envelope reconstruction ldmos pa with 130-mhz switched-mode power supply, " in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, Feb. 2008, pp. 564-636.
5. S. Abedinpour, B. Bakkaloglu, and S. Kiaei, "A multistage interleaved synchronous buck converter with integrated output filter in 0. 18 μm SiGe process, " IEEE Trans. Power Electron., vol. 22, no. 6, pp. 2164-2175, Nov. 2007. (Pubitemid 350154050)
6. L. Marco, A. Poveda, E. Alarcon, and D. Maksimovic, "Bandwidth limits in PWM switching amplifiers, " in Proc. Int. Symp. Circuits Syst., 2006, pp. 5323-5326. (Pubitemid 47132761)
7. B. Razavi, Design of Analog CMOS Integrated Circuits. NewYork: McGraw-Hill, 2001.
8. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. New York: Wiley, 2001.
9. P. Hazuka, G. Schrom, J. Hahn, B. Bloechel, P. Hack, G. Dermer, S. Narendra, D. Gardner, T. Karnik, V. De, and S. Borkar, "A 233-MHz 80-87% efficient four-phase dc-dc converter utilizing air-core inductors on package, " IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 838-845, Apr. 2005.
10. K. Onizuka, K. Inagaki, H. Kawaguchi, M. Takamiya, and T. Sakurai, "Stacked-chip implementation of on-chip buck converter for distrituted power supply system in sips, " IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2404-2410, Nov. 2007.
11. J. Wibben and R. Harjani, "A high-efficiency dc/dc converter using 2 nH integrated inductors, " IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 844-854, Apr. 2008.
12. J. Sun, D. Giuliano, S. Devarajan, J.-Q. Lu, T. P. Chow, and R. J. Gutmann, "Fully monolithic cellular buck converter design for 3-d power delivery, " IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 3, pp. 447-451, Mar. 2009.