Context-sensitive measurement-based worst-case execution time estimation

Proceedings - 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011

Volumn 1, Issue , 2011, Pages 243-250

  Zolda, Michael ^a   Bünte, Sven ^a   Kirner, Raimund ^b  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

^b UNIVERSITY OF HERTFORDSHIRE   (United Kingdom)

Author keywords

IPET; Measurement based timing analysis; Nonfunctional testing; Temporal analysis; WCET analysis; Worst case execution time

Indexed keywords

IPET; MEASUREMENT-BASED; TEMPORAL ANALYSIS; WCET ANALYSIS; WORST-CASE EXECUTION TIME;

EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; ESTIMATION;

REAL TIME SYSTEMS;

EID: 84855519841     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTCSA.2011.73     Document Type: Conference Paper

References (29)

1. I. Wenzel, R. Kirner, B. Rieder, and P. Puschner, "Measurement-based timing analysis," in 3rd Intl. Symposium on Leveraging Applications of Formal Methods, Verification and Validation (ISoLA'08), ser. Communications in Computer and Information Science, vol. 17, no. 8. Springer, Oct. 2009, pp. 430-444.
2. R. Kirner, A. Kadlec, and P. Puschner, "Precise worst-case execution time analysis for processors with timing anomalies," in 21st Euromicro Conference on Real-Time Systems. IEEE, Jul. 2009.
3. P. Puschner and A. Schedl, "Computing maximum task execution time - a graph-based approach," Journal of Real-Time Systems, vol. 13, no. 1, pp. 67-91, Jul. 1997. (Pubitemid 127508036)
4. Y.-T. S. Li and S. Malik, "Performance analysis of embedded software using implicit path enumeration," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 12, pp. 1477-1487, Dec. 1997. (Pubitemid 127765025)
5. H. Kopetz, Real-time systems, ser. The Kluwer international series in engineering and computer science. Boston, Mass.: Kluwer, 1997.
6. R. Kirner and W. Haas, "Automatic calculation of coverage profiles for coverage-based testing," in 15. Kolloquium Programmiersprachen und Grundlagen der Programmierung, Oct. 2009.
7. R. Kirner, "Towards preserving model coverage and structural code coverage," EURASIP Journal on Embedded System, 2009.
8. R. Kirner, P. Puschner, and A. Prantl, "Transforming flow information during code optimization for timing analysis," Journal of Real-Time Systems, vol. 45, no. 1-2, pp. 72-105, Apr. 2010.
9. A. Holzer, M. Tautschnig, H. Veith, and C. Schallhart, "How did you specify your test suite?" in 25th IEEE/ACM Intl. Conference on Automated Software Engineering (ASE'10), Sep. 2010, pp. 407-416. [Online]. Available: http://portal.acm.org/citation.cfm?id=1858996.1859084
10. S. Bünte, M. Zolda, M. Tautschnig, and R. Kirner, "Improving the confidence in measurement-based timing analysis," in 14th IEEE Intl. Symposium on Object/Component/Serviceoriented Real-time Distributed Computing (ISORC'11), Mar. 2011.
11. S. Bünte, M. Zolda, and R. Kirner, "Let's get less optimistic in measurement-based timing analysis," in 6th IEEE Intl. Symposium on Industrial Embedded Systems (SIES'11), Jun. 2011.
12. "Powertrace," Product Information from Lauterbach GmbH, Höhenkirchen-Siegertsbrunn, Germany. [Online]. Available: http://www2.lauterbach.com/doc/powertrace.pdf
13. A. Betts, N. Merriam, and G. Bernat, "Hybrid measurement-based WCET analysis at the source level using object-level traces," in 10th Intl. Workshop on Worst-Case Execution Time Analysis (WCET 2010), ser. OpenAccess Series in Informatics (OASIcs), B. Lisper, Ed., vol. 15. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, 2010, pp. 54-63. [Online]. Available: http://drops.dagstuhl.de/opus/volltexte/2010/2825
14. S. Stattelmann and F. Martin, "On the use of context information for precise measurement-based execution-time estimation," in 10th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, B. Lisper, Ed. Austrian Computer Society, July 2010, pp. 68-79.
15. E. M. Clarke, O. Grumberg, and D. A. Peled, Model Checking. MIT Press, 2000.
16. M. Zolda, S. Bünte, and R. Kirner, "Towards adaptable control flow segmentation for measurement-based execution time analysis," in 17th Intl. Conference on Real-Time and Network Systems (RTNS'09), Oct. 2009.
17. J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper, "The mälardalen WCET benchmarks - past, present and future," in 10th Intl. Workshop on Worst-Case Execution Time Analysis, Jul. 2010.
18. F. Nemer, H. Cassé, P. Sainrat, J.-P. Bahsoun, and M. D. Michiel, "Papabench: a free real-time benchmark," in 6th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, F. Mueller, Ed. Internationales Begegnungs- und Forschungszentrum für Informatik (IBFI), 2006.
19. Infineon, TriBoard TC1796 Hardware Manual, http://www.infineon.com, 2005.
20. -, TC1796 User's Manual V2.0, http://www.infineon.com, 2007.
21. R. von Hanxleden, N. Holsti, B. Lisper, E. Ploedereder, R. Wilhelm, A. Bonenfant, H. Cassé, S. Bünte, W. Fellger, S. Gepperth, J. Gustafsson, B. Huber, M. Islam, R. K. Daniel Kästner and, L. Kovács, F. Krause, M. de Michiel, M. C. Olesen, A. Prantl, W. Puffitsch, C. Rochange, M. Schoeberl, S. Wegener, M. Zolda, and J. Zwirchmayr, "Wcet tool challenge 2011: Report," in 11th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, R. von Hanxleden, N. Holsti, B. Lisper, E. Ploedereder, and R. Wilhelm, Eds., 2011, to appear.
22. E. Clarke, D. Kroening, and F. Lerda, "A tool for checking ANSI-C programs," in Tools and Algorithms for the Construction and Analysis of Systems (TACAS 2004), ser. Lecture Notes in Computer Science, K. Jensen and A. Podelski, Eds., vol. 2988. Springer, 2004, pp. 168-176.
23. A. Holzer, C. Schallhart, M. Tautschnig, and H. Veith, "An introduction to test specification in FQL," in Haifa Verification Conference (HVC 2010), ser. Lecture Notes in Computer Science, S. Barner, D. Kroening, and O. Raz, Eds., vol. 6504, 2011, pp. 9-22.
24. H. Theiling and C. Ferdinand, "Combining abstract interpretation and ILP for microarchitecture modelling and program path analysis," in RTSS '98: IEEE Real-Time Systems Symposium. Washington, DC, USA: IEEE Computer Society, 1998, p. 144.
25. A. Betts and G. Bernat, "Tree-based WCET analysis on instrumentation point graphs," in 9th IEEE Intl. Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC'06). IEEE Computer Society, 2006, pp. 558-565. [Online]. Available: ttp: //dx.doi.org/10.1109/ ISORC.2006.75 (Pubitemid 44753817)
26. Y.-T. S. Li and S. Malik, "Performance analysis of embedded software using implicit path enumeration," in DAC '95: 32nd annual ACM/IEEE Design Automation Conference. New York, NY, USA: ACM, 1995, pp. 456-461.
27. Y.-T. S. Li, S. Malik, and A. Wolfe, "Performance estimation of embedded software with instruction cache modeling," ACM Transactions on Design Automation of Electronic Systems, vol. 4, no. 3, pp. 257-279, 1999.
28. -, "Cache modeling for real-time software: beyond direct mapped instruction caches," in Real-Time Systems Symposium, 1996., 17th IEEE, dec 1996, pp. 254-263.
29. -, "Efficient microarchitecture modeling and path analysis for real-time software," in RTSS '95: 16th IEEE Real-Time Systems Symposium. Washington, DC, USA: IEEE Computer Society, 1995, p. 298.