-
1
-
-
84925509670
-
Optimizing compilers for modern architectures
-
San Mateo
-
Allen R, Kennedy K (2002) Optimizing compilers for modern architectures. Morgan Kaufmann, San Mateo
-
(2002)
Morgan Kaufmann
-
-
Allen, R.1
Kennedy, K.2
-
4
-
-
0036507127
-
Hierarchical graph transformation
-
Short version in Proc FOSSACS 2000, LNCS
-
Drewes F, Hoffmann B, Plump D (2002) Hierarchical graph transformation. J Comput Syst Sci 64:249-283. Short version in Proc FOSSACS 2000, LNCS, vol 1784
-
(2002)
J. Comput. Syst. Sci.
, vol.64-1784
, pp. 249-283
-
-
Drewes, F.1
Hoffmann, B.2
Plump, D.3
-
7
-
-
84947261898
-
Reliable and precise WCET determination for a real-life processor
-
Tahoe City, CA, USA
-
Ferdinand C, Heckmann R, Langenbach M, Martin F, Schmidt M, Theiling H, Thesing S, Wilhelm R (2001) Reliable and precise WCET determination for a real-life processor. In: Proc of the 1st international workshop on embedded software (EMSOFT 2001), Tahoe City, CA, USA, pp 469-485
-
(2001)
Proc. of the 1st International Workshop on Embedded Software (EMSOFT 2001)
, pp. 469-485
-
-
Ferdinand, C.1
Heckmann, R.2
Langenbach, M.3
Martin, F.4
Schmidt, M.5
Theiling, H.6
Thesing, S.7
Wilhelm, R.8
-
8
-
-
0003235385
-
Automatic derivation of path and loop annotations in object-oriented real-time programs
-
Gustafsson J, Ermedahl A (1998) Automatic derivation of path and loop annotations in object-oriented real-time programs. Parallel Distrib Comput Pract 1 (2)
-
(1998)
Parallel Distrib Comput. Pract.
, vol.1
, Issue.2
-
-
Gustafsson, J.1
Ermedahl, A.2
-
9
-
-
35148820173
-
Automatic derivation of loop bounds and infeasible paths for WCET analysis using abstract execution
-
Rio de Janeiro, Brazil
-
Gustafsson J, Ermedahl A, Sandberg C, Lisper B (2006) Automatic derivation of loop bounds and infeasible paths for WCET analysis using abstract execution. In: Proc 27th IEEE real-time systems symposium (RTSS 2006), Rio de Janeiro, Brazil
-
(2006)
Proc. 27th IEEE Real-time Systems Symposium (RTSS 2006)
-
-
Gustafsson, J.1
Ermedahl, A.2
Sandberg, C.3
Lisper, B.4
-
10
-
-
0032713797
-
Bounding pipeline and instruction cache performance
-
Healy CA, Arnold RD, Mueller F, Whalley D, Harmon MG (1999) Bounding pipeline and instruction cache performance. IEEE Trans Comput 48 (1)
-
(1999)
IEEE Trans. Comput.
, vol.48
, Issue.1
-
-
Healy, C.A.1
Arnold, R.D.2
Mueller, F.3
Whalley, D.4
Harmon, M.G.5
-
11
-
-
0343341629
-
Supporting timing analysis by automatic bounding of loop iterations
-
Healy CA, Sjödin M, Rustagi V, Whalley D, van Engelen R (2000) Supporting timing analysis by automatic bounding of loop iterations. Real-Time Syst 18:121-148
-
(2000)
Real-Time Syst.
, vol.18
, pp. 121-148
-
-
Healy, C.A.1
Sjödin, M.2
Rustagi, V.3
Whalley, D.4
Van Engelen, R.5
-
12
-
-
0036704707
-
Automatic detection and exploitation of branch constraints for timing analysis
-
Healy CA, Whalley DB (2002) Automatic detection and exploitation of branch constraints for timing analysis. IEEE Trans Softw Eng 28:763-781
-
(2002)
IEEE Trans. Softw Eng.
, vol.28
, pp. 763-781
-
-
Healy, C.A.1
Whalley, D.B.2
-
13
-
-
77955980452
-
C167CR derivatives. 16-bit single-chip microcontroller
-
INFINEON
-
INFINEON (2000) C167CR derivatives. 16-bit single-chip microcontroller. User's manual, Version 3.0. Infineon Technologies AG
-
(2000)
User's Manual, Version 3.0. Infineon Technologies AG
-
-
-
14
-
-
84876928630
-
Capturing the effects of code improving transformations
-
Paris, France
-
Jaramillo CI, Gupta R, Soffa ML (1998) Capturing the effects of code improving transformations. In: Proc international conference on parallel architectures and compilation techniques (PACT'98), Paris, France, pp 118-123
-
(1998)
Proc. International Conference on Parallel Architectures and Compilation Techniques (PACT'98)
, pp. 118-123
-
-
Jaramillo, C.I.1
Gupta, R.2
Soffa, M.L.3
-
15
-
-
34547362849
-
The programming language wcetC
-
Technische Universität Wien, Institut für Technische Informatik, Treitlstr 1-3/182-1, 1040 Vienna, Austria
-
Kirner R (2002) The programming language wcetC. Technical Report 02/2002, Technische Universität Wien, Institut für Technische Informatik, Treitlstr 1-3/182-1, 1040 Vienna, Austria
-
(2002)
Technical Report 02/2002
-
-
Kirner, R.1
-
18
-
-
84884699183
-
Transformation of path information for WCET analysis during compilation
-
Delft, The Netherlands
-
Kirner R, Puschner P (2001) Transformation of path information for WCET analysis during compilation. In: Proc 13th IEEE Euromicro conference on real-time systems, Delft, The Netherlands, pp 29-36
-
(2001)
Proc. 13th IEEE Euromicro Conference on Real-time Systems
, pp. 29-36
-
-
Kirner, R.1
Puschner, P.2
-
20
-
-
77955982422
-
WCET analysis: The annotation language challenge
-
Pisa, Italy
-
Kirner R, Knoop J, Prantl A, Schordan M, Wenzel I (2007) WCET analysis: the annotation language challenge. In: Proc 7th international workshop on worst-case execution time analysis, Pisa, Italy, pp 83-99
-
(2007)
Proc. 7th International Workshop on Worst-case Execution Time Analysis
, pp. 83-99
-
-
Kirner, R.1
Knoop, J.2
Prantl, A.3
Schordan, M.4
Wenzel, I.5
-
21
-
-
77955982360
-
Towards a common WCET annotation language: Essential ingredients
-
Prague, Czech Republic
-
Kirner R, Kadlec A, Puschner P, Prantl A, Schordan M, Knoop J (2008) Towards a common WCET annotation language: essential ingredients. In: Proc 8th international workshop on worst-case execution time analysis, Prague, Czech Republic, pp 53-65
-
(2008)
Proc. 8th International Workshop on Worst-case Execution Time Analysis
, pp. 53-65
-
-
Kirner, R.1
Kadlec, A.2
Puschner, P.3
Prantl, A.4
Schordan, M.5
Knoop, J.6
-
23
-
-
0029345326
-
An accurate worst case timing analysis for RISC processors
-
Lim S-S, Bae YH, Jang GT, Rhee B-D, Min SL, Park CY, Shin H, Park K, Moon S-M, Kim C-S (1995) An accurate worst case timing analysis for RISC processors. Softw Eng 21 (7):593-604
-
(1995)
Softw Eng.
, vol.21
, Issue.7
, pp. 593-604
-
-
Lim, S.-S.1
Bae, Y.H.2
Jang, G.T.3
Rhee, B.-D.4
Min, S.L.5
Park, C.Y.6
Shin, H.7
Park, K.8
Moon, S.-M.9
Kim, C.-S.10
-
24
-
-
84930463266
-
A worst case timing analysis technique for optimized programs
-
Hiroshima, Japan
-
Lim S-S, Kim J, Min SL (1998) A worst case timing analysis technique for optimized programs. In: Proc 5th international conference on real-time computing systems and applications (RTCSA), Hiroshima, Japan, pp 151-157
-
(1998)
Proc. 5th International Conference on Real-time Computing Systems and Applications (RTCSA)
, pp. 151-157
-
-
Lim, S.-S.1
Kim, J.2
Min, S.L.3
-
26
-
-
70449640272
-
Combining worst-case timing models, loop unrolling, and static loop analysis for WCET minimization
-
Dublin, Ireland
-
Lokuciejewski P, Marwedel P (2009) Combining worst-case timing models, loop unrolling, and static loop analysis for WCET minimization. In: Proc 21st Euromicro conference on real-time systems, Dublin, Ireland
-
(2009)
Proc. 21st Euromicro Conference on Real-time Systems
-
-
Lokuciejewski, P.1
Marwedel, P.2
-
27
-
-
77951293215
-
WCET-driven, code-size critical procedure cloning
-
Munich, Germany
-
Lokuciejewski P, Falk H, Marwedel P, Theiling H (2008) WCET-driven, code-size critical procedure cloning. In: Proc 11th international workshop on software and compilers for embedded systems, Munich, Germany, pp 21-30
-
(2008)
Proc. 11th International Workshop on Software and Compilers for Embedded Systems
, pp. 21-30
-
-
Lokuciejewski, P.1
Falk, H.2
Marwedel, P.3
Theiling, H.4
-
28
-
-
67650563022
-
A fast and precise static loop analysis based on abstract interpretation program slicing and polytope models
-
Seattle, USA
-
Lokuciejewski P, Cordes D, Falk H, Marwedel P (2009) A fast and precise static loop analysis based on abstract interpretation program slicing and polytope models. In: Proc international symposium on code generation and optimization, Seattle, USA
-
(2009)
Proc. International Symposium on Code Generation and Optimization
-
-
Lokuciejewski, P.1
Cordes, D.2
Falk, H.3
Marwedel, P.4
-
30
-
-
0002506443
-
Evaluating tight execution time bounds of programs by annotations
-
Pittsburgh, PA, USA
-
Mok AK, Amerasinghe P, Chen M, Tantisirivat K (1989) Evaluating tight execution time bounds of programs by annotations. In: Proc 6th IEEE workshop on real-time operating systems and software, Pittsburgh, PA, USA, pp 74-80
-
(1989)
Proc. 6th IEEE Workshop on Real-time Operating Systems and Software
, pp. 74-80
-
-
Mok, A.K.1
Amerasinghe, P.2
Chen, M.3
Tantisirivat, K.4
-
32
-
-
33747876676
-
Advanced compiler design & implementation
-
San Mateo
-
Muchnick SS (1997) Advanced compiler design & implementation. Morgan Kaufmann, San Mateo
-
(1997)
Morgan Kaufmann
-
-
Muchnick, S.S.1
-
33
-
-
0027556297
-
Predicting program execution times by analyzing static and dynamic program paths
-
Park CY (1993) Predicting program execution times by analyzing static and dynamic program paths. Real-Time Syst 5 (1):31-62
-
(1993)
Real-Time Syst.
, vol.5
, Issue.1
, pp. 31-62
-
-
Park, C.Y.1
-
34
-
-
0026156694
-
Experiments with a program timing tool based on a source-level timing schema
-
Park CY, Shaw AC (1991) Experiments with a program timing tool based on a source-level timing schema. Computer 24 (5):48-57
-
(1991)
Computer
, vol.24
, Issue.5
, pp. 48-57
-
-
Park, C.Y.1
Shaw, A.C.2
-
35
-
-
84871295761
-
GRAPHITE: Loop optimizations based on the polyhedral model for GCC
-
Pop S, Cohen A, Bastoul C, Girbal S, Silber GA, Vasilache N (2006) GRAPHITE: Loop optimizations based on the polyhedral model for GCC. In: Proc 4th GCC developer's summit, pp 179-198
-
(2006)
Proc. 4th GCC Developer's Summit
, pp. 179-198
-
-
Pop, S.1
Cohen, A.2
Bastoul, C.3
Girbal, S.4
Silber, G.A.5
Vasilache, N.6
-
37
-
-
77955982489
-
Source-to-source transformations for WCET analysis: The CoSTA approach
-
Christian-Albrechts-Universität zu Kiel, Bad Honnef, Germany
-
Prantl A (2007b) Source-to-source transformations for WCET analysis: the CoSTA approach. In: Proc 24. Workshop der GI-Fachgruppe Programmiersprachen und Rechenkonzepte, Christian-Albrechts-Universität zu Kiel, Bad Honnef, Germany
-
(2007)
Proc. 24. Workshop der GI-Fachgruppe Programmiersprachen und Rechenkonzepte
-
-
Prantl, A.1
-
39
-
-
0031186994
-
Computing maximum task execution times-a graph-based approach
-
Puschner P, Schedl AV (1997) Computing maximum task execution times-a graph-based approach. Real-Time Syst 13:67-91
-
(1997)
Real-Time Syst.
, vol.13
, pp. 67-91
-
-
Puschner, P.1
Schedl, A.V.2
-
40
-
-
0442295626
-
Parallel object-oriented framework optimization
-
Quinlan DJ, Schordan M, Miller B, Kowarschik M (2004) Parallel object-oriented framework optimization. Concurr Comput Pract Exper 16 (2-3): 293-302
-
(2004)
Concurr Comput. Pract. Exper
, vol.16
, Issue.2-3
, pp. 293-302
-
-
Quinlan, D.J.1
Schordan, M.2
Miller, B.3
Kowarschik, M.4
-
41
-
-
0038893942
-
On loops, dominators, and dominance frontiers
-
Ramalingam G (2002) On loops, dominators, and dominance frontiers. ACM Trans Program Lang Syst 24 (5):455-490
-
(2002)
ACM Trans. Program Lang Syst.
, vol.24
, Issue.5
, pp. 455-490
-
-
Ramalingam, G.1
-
44
-
-
43949126892
-
The worst-case execution time problem-overview of methods and survey of tools
-
Wilhelm R, Engblom J, Ermedahl A, Holsti N, Thesing S, Whalley D, Bernat G, Ferdinand C, Heckman R, Mitra T, Mueller F, Puaut I, Puschner P, Staschulat J, Stenstrom P (2008) The worst-case execution time problem-overview of methods and survey of tools. ACM Trans Embed Comput Syst (TECS) 7 (3)
-
(2008)
ACM Trans. Embed Comput. Syst. (TECS)
, vol.7
, Issue.3
-
-
Wilhelm, R.1
Engblom, J.2
Ermedahl, A.3
Holsti, N.4
Thesing, S.5
Whalley, D.6
Bernat, G.7
Ferdinand, C.8
Heckman, R.9
Mitra, T.10
Mueller, F.11
Puaut, I.12
Puschner, P.13
Staschulat, J.14
Stenstrom, P.15
|