Preciseworst-case execution time analysis for processors with timing anomalies

Proceedings - Euromicro Conference on Real-Time Systems

Volumn , Issue , 2009, Pages 119-128

  Kirner, Raimund ^a   Kadlec, Albrecht ^a   Puschner, Peter ^a  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROL-FLOW GRAPHS; DECOMPOSITION TECHNIQUE; DIVIDE AND CONQUER; EXECUTION TIME; HARDWARE COMPONENTS; HARDWARE DESIGNERS; STATE OF THE ART; STATE SPACE; SUBGRAPHS;

EMBEDDED SYSTEMS; TIME MEASUREMENT;

REAL TIME SYSTEMS;

EID: 70449589505     PISSN: 10683070     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECRTS.2009.8     Document Type: Conference Paper

References (19)

1. R. Kirner and P. Puschner, "Classification of WCET analysis techniques," in Proc. 8th IEEE International Symposium on Object-oriented Real-time distributed Computing, Seattle, WA, May 2005, pp. 190-199.
2. R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckman, T. Mitra, F. Mueller, I. Puaut, P. Puschner, J. Staschulat, and P. Stenstrom, "The worst-case execution time problem - overview of methods and survey of tools," ACM Transactions on Embedded Computing Systems (TECS), vol.7, no.3, Apr. 2008.
3. T. Lundqvist and P. Stenström, "Timing analysis in dynamically scheduled microprocessors," in Proc. 20th IEEE RealTime Systems Symposium (RTSS), Dec. 1999, pp. 12-21.
4. I. Wenzel, R. Kirner, P. Puschner, and B. Rieder, "Principles of timing anomalies in superscalar processors," in Proc. 5th International Conference of Quality Software, Melbourne, Australia, Sep. 2005.
5. J. Reineke, B. Wachter, S. Tesing, R. Wilhelm, I. Polian, J. Eisinger, and B. Becker, "A definition and classification of timing anomalies," in Proc. 6th International Workshop on Worst-Case Execution Time Analysis, Dresden, Germany, July 2006.
6. Y.-T. S. Li, S. Malik, and A. Wolfe, "Efficient microarchitecture modeling and path analysis for real-time software," in Proc. IEEE Real-Time Systems Symposium, Dec. 1995, pp. 298-307.
7. P. Puschner and A. V. Schedl, "Computing maximum task execution times - a graph-based approach," Journal of RealTime Systems, vol.13, pp. 67-91, 1997.
8. F.Mueller, "Timing analysis for instruction caches," Journal of Real-Time Systems, vol. 18, no. 2/3, pp. 209-239, May 2000.
9. C. Ferdinand, R. Heckmann, M. Langenbach, F. Martin, M. Schmidt, H. Theiling, S. Thesing, and R. Wilhelm, "Reliable and precise WCET determination for a reallife processor," in Proc. of the 1st International Workshop on Embedded Software (EMSOFT 2001), Tahoe City, CA, USA, Oct. 2001, pp. 469-485.
10. R. L. Graham, "Bounds on multiprocessing timing nomalies," SIAM Journal of Applied Mathematics, vol.17, no.2, pp. 416-429, 1969.
11. J. Schneider, "Combined schedulability and wcet analysis for real-time operating systems," PhD Thesis, Universität des Saarlandes, Saarbrücken, Germany, Dec. 2002.
12. C. Berg, "PLRU cache domino effects," in Proc. 6th International Workshop on Worst-Case Execution Time Analysis, Dresden, Germany, July 2006.
13. I. Wenzel, "Principles of timing anomalies in superscalar processors," Master's thesis, Technische Universität Wien, Vienna, Austria, 2003.
14. S. Thesing, Safe and Precide WCET Determination by Abstract Interpretation of Pipeline Models. Pirrot Verlag, July 2004, iSBN: 3-937436-00-6.
15. J. Eisinger, I. Polian, B. Becker, A. Metzner, S. Thesing, and R. Wilhelm, "Automatic identification of timing anomalies for cycle-accurate worst-case execution time analysis," in Proc, 9th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems. IEEE Computer Society, 2006, pp. 15-20.
16. R. Kirner and P. Puschner, "Obstacles in worst-cases execution time analysis," in Proc. 11th IEEE International Symposium on Object-oriented Real-time distributed Computing, Orlando, Florida, May 2008, pp. 333-339.
17. R. Kirner, A. Kadlec, and P. Puschner, "Worst-case execution time analysis for processors showing timing anomalies," Technische Universität Wien, Institut für Technische Informatik, Treitlstr. 1-3/182-1, 1040 Vienna, Austria, Research Report 01/2009, 2009.
18. C. Rochange and P. Sainrat, "Code padding to improve the WCET calculability," in Proc. 14th International Conference on Real-Time and Network Systems (RNTS), Poitiers, France, May 2006.
19. A. Kadlec and R. Kirner, "Neutralizing timing anomalies in complex computer architectures," in Proc. Junior Scientist Conference, Vienna, Austria, Nov. 2008, pp. 119-120.