Exploring many-core design templates for FPGAs and ASICs

International Journal of Reconfigurable Computing

Volumn 2012, Issue , 2012, Pages

  Lebedev, Ilia ^a   Fletcher, Christopher ^a   Cheng, Shaoyi ^b   Martin, James ^b   Doupnik, Austin ^b   Burke, Daniel ^b   Lin, Mingjie ^b   Wawrzynek, John ^b  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84855263806     PISSN: 16877195     EISSN: 16877209     Source Type: Journal    
DOI: 10.1155/2012/439141     Document Type: Article

References (24)

1. Lin M., Lebedev I., Wawrzynek J., Highthroughput Bayesian computing machine with reconfigurable hardware Proceedings of the 18th annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '10) 2010 Monterey, California, USA ACM 73 82
2. Lin M., Lebedev I., Wawrzynek J., OpenRCL: from sea-of-gates to sea-of-cores Proceedings of the 20th IEEE International Conference on Field Programmable Logic and Applications 2010 Milano, Italy
3. Wikipedia, C-to-hdl. November 2009, http://en.wikipedia.org/wiki/CtoHDL/
4. Gokhale M., Stone J., Napa c: compiling for a hybrid risc/fpga architecture Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '98) 1998 Napa, Calif, USA
5. Callahan T. J., Hauser J. R., Wawrzynek J., Garp architecture and C compiler Computer 2000 33 4 62 69 (Pubitemid 30585677)
6. Budiu M., Venkataramani G., Chelcea T., Goldstein S. C., Spatial computation Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XI '04) October 2004 New York, NY, USA 14 26
7. Wawrzynek J., Patterson D., Oskin M., Lu S. L., Kozyrakis C., Hoe J. C., Chiou D., Asanovi K., RAMP: research accelerator for multiple processors IEEE Micro 2007 27 2 46 57 (Pubitemid 47322500)
8. Papakonstantinou A., Gururaj K., Stratton J. A., Chen D., Cong J., Hwu M. W., Fcuda: enabling efficient compilation of cuda kernels onto fpgas Proceedings of the 7th IEEE Symposium on Application Specific Processors (SASP '09) 2009 San Francisco, Calif, USA
9. Owaida M., Bellas N., Daloukas K., Antonopoulos C. D., Synthesis of platform architectures from opencl programs Proceedings of the 19th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM '11) 2011 Salt Lake City, Utah, USA
10. Friedman J., Hastie T., Tibshirani R., Sparse inverse covariance estimation with the graphical lasso Biostatistics 2008 9 3 432 441 (Pubitemid 351882084)
11. Heckerman D., Geiger D., Chickering D. M., Learning Bayesian networks: the combination of knowledge and statistical data Machine Learning 1995 20 3 197 243
12. Pearl J., Probabilistic Reasoning in Intelligent Systems: Networks of Plausible Inference 1988 San Francisco, Calif, USA Morgan Kaufmann
13. Fletcher C., Lebedev I., Asadi N., Burke D., Wawrzynek J., Bridging the GPGPU-FPGA efficiency gap Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '11) 2011 New York, NY, USA 119 122
14. Bani Asadi N., Fletcher C. W., Gibeling G., Paralearn: a massively parallel, scalable system for learning interaction networks on fpgas Proceedings of the 24th ACM International Conference on Supercomputing 2010 Ibaraki, Japan ACM 83 94
15. Chickering D. M., Learning Bayesian Networks is NP-Complete Learning from Data: Artificial Intelligence and Statistics V 1996 New York, NY, USA Springer 121 130
16. Ellis B., Wong W. H., Learning causal Bayesian network structures from experimental data Journal of the American Statistical Association 2008 103 482 778 789
17. Teyssier M., Koller D., Ordering-based search: a simple and effective algorithm for learning Bayesian networks Proceedings of the 21st Conference on Uncertainty in AI (UAI '5) July 2005 Edinburgh, UK 584 590
18. Friedman N., Koller D., Being Bayesian about network structure Proceedings of the 16th Conference on Uncertainty in Artificial Intelligence 2000 San Francisco, Calif, USA Morgan Kaufmann 201 210
19. Khronos OpenCL Working Group,. The OpenCL Specification, version 1.0.29, December 2008, http://khronos.org/registry/cl/specs/opencl-1.0.29.pdf
20. Lin M., Lebedev I., Wawrzynek J., OpenRCL: low-power high-performance computing with reconfigurable devices Proceedings of the 18th International Symposium on Field Programmable Gate Array 2010
21. NVIDIA OpenCL Best Practices Guide, 2009, http://www.nvidia.com/content/ cudazone/CUDABrowser/downloads/papers/NVIDIAOpenCLBestPracticesGuide.pdf
22. Lattner C., Adve V., LLVM: a compilation framework for lifelong program analysis transformation Proceedings of the International Symposium on Code Generation and Optimization (CGO '04) March 2004 Palo Alto, Calif, USA 75 86
23. Gibeling G., Gatelib: a library for hardware and software research 2010
24. Rabaey J., Chandrakasan A., Nikolic B., Digital Integrated Circuits 2003 2nd chapter 5 New York, NY, USA Prentice Hall