Memristor logic operation gate with share contact RRAM cell

IEEE Electron Device Letters

Volumn 32, Issue 12, 2011, Pages 1650-1652

  Shen, Wen Chao ^a   Tseng, Yuan Heng ^a   Chih, Y D ^b   Lin, Chrong Jung ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY   (Taiwan)

Author keywords

Contact resistive random access memory (CRRAM); Latch; Logic gate

Indexed keywords

LATCH; LOGIC OPERATIONS; MEMRISTOR; NEW APPLICATIONS; NON-VOLATILE; RESISTIVE RANDOM ACCESS MEMORY; SINGLE TRANSISTORS;

LOGIC GATES; VLSI CIRCUITS;

RANDOM ACCESS STORAGE;

EID: 81855194329     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2011.2167313     Document Type: Article

References (12)

1. B. Gao, S. Yu, N. Xu, L. F. Liu, B. Sun, X. Y. Liu, R. Q. Han, J. F. Kang, B. Yu, and Y. Y. Wang, "Oxide-based RRAM switching mechanism: A new ion-transport-recombination model," in IEDM Tech. Dig., 2008, pp. 563-566.
2. S. Kim, S.-J. Choi, and Y.-K. Choi, "Resistive-memory embedded unified RAM (R-URAM)," IEEE Trans. Electron Devices, vol. 56, no. 11, pp. 2670-2674, Nov. 2009.
3. M. Versace and B. Chandler, "The brain of a new machine," IEEE Spectrum, vol. 47, no. 12, pp. 30-37, Dec. 2010.
4. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," Nano Lett., vol. 10, no. 4, pp. 1297-1301, Apr. 2010.
5. W. Fei, H. Yu, W. Zhang, and K. S. Yeo, "Design exploration of hybrid CMOS and memristor circuit by new modified nodal analysis," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2011, DOI: 10.1109/TVLSI.2011. 2136443, to be published.
6. Y. S. Chen, H. Y. Lee, P. S. Chen, P. Y. Gu, C. W. Chen, W. P. Lin, W. H. Liu, Y. Y. Hsu, S. S. Sheu, P. C. Chiang, W. S. Chen, F. T. Chen, C. H. Lien, and M.-J. Tsai, "Highly scalable Hafnium Oxide memory with improvements of resistive distribution and read disturb immunity," in IEDM Tech. Dig., 2009, pp. 105-108.
7. C.-H. Wang, Y.-H. Tsai, K.-C. Lin, M.-F. Chang, Y.-C. King, C.-J. Lin, S.-S. Sheu, Y.-S. Chen, H.-Y. Lee, F. T. Chen, and M.-J. Tsai, "Threedimensional 4F2 ReRAM cell with CMOS logic compatible process," in IEDM Tech. Dig., 2010, pp. 664-667.
8. 2 : Cu/Pt RRAM device," IEEE Electron Device Lett., vol. 32, no. 3, pp. 363-365, Mar. 2011.
9. C. H. Cheng, A. Chin, and F. S. Yeh, "Ultralow switching energy Ni/GeOx/HfON/TaN RRAM," IEEE Electron Device Lett., vol. 32, no. 3, pp. 366-368, Mar. 2011.
10. Y. H. Tseng, C.-E. Huang, C.-H. Kuo, Y.-D. Chih, and C. J. Lin, "High density and ultra small cell size of contact ReRAM (CR-RAM) in 90nm CMOS logic technology and circuits," in IEDM Tech. Dig., 2009, pp. 109-112.
11. Y. H. Tseng, W. C. Shen, C.-E. Huang, C.-H. Kuo, Y.-D. Chih, C. J. Lin, and Y.-C. King, "Single electron trapping effect on the switching behavior of contact RRAM cells," in IEDM Tech. Dig., 2010, pp. 636-639.
12. Y. H. Tseng, C.-E. Huang, C.-H. Kuo, Y.-D. Chih, Y.-C. King, and C. J. Lin, "A new high-density and ultra small-cell-size contact RRAM (CR-RAM) with fully CMOS-logic-compatible technology and circuits," IEEE Trans. Electron Devices, vol. 58, no. 1, pp. 53-58, Jan. 2011.