Applications of SOI technologies to communication

Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC

Volumn , Issue , 2011, Pages

  Plouchart, Jean Olivier ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

High Q inductor; High Resistivity Silicon on Insulator; mmWave; Photonic; RF; Serial Link; Switch

Indexed keywords

HIGH RESISTIVITY SILICON; HIGH-Q INDUCTORS; MM-WAVE; RF; SERIAL-LINK;

COMMUNICATION; DESIGN; GALLIUM ARSENIDE; GALLIUM NITRIDE; INTEGRATED CIRCUITS; INTEGRATION; PHOTONIC DEVICES; PHOTONICS; REFRACTIVE INDEX; SEMICONDUCTING GALLIUM; SILICA; SILICON; SILICON ALLOYS; SILICON OXIDES; SWITCHES;

SEMICONDUCTING SILICON COMPOUNDS;

EID: 81455143445     PISSN: 15508781     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CSICS.2011.6062437     Document Type: Conference Paper

References (18)

1. Ghavam Shahidi, "SOI technology for the GHz era," IBM Journal of Research and Development, Vol. 46, Issue 2, pp. 121-131, March 2002.
2. Jean-Olivier Plouchart, Noah Zamdmer, Jonghae Kim, Melanie Sherony "Application of an SOI 0.12μm CMOS Technology to Systems-On-Chip with Low-Power and High-Frequency Circuits," IBM Journal of Research and Development, Vol. 47, Issue 5, 2003.
3. Michel Bruel, "Process for the production of thin semiconductor material films" US Pat. 5374564 - Filed Sep 15, 1992.
4. J. Kim, J.-O. Plouchart, N. Zamdmer, M. Cherony, Y. Tan, M. Yoon, R. Trzcinski, M. Talbi, J. Safran, A. Ray, and L. Wagner, "A power optimized widely-tunable 5-GHz monolithic VCO in a digital SOI CMOS technology on high resistivity substrate," in Proc. ISLPED, Aug 2003, pp. 434-439.
5. A. Botula, A. Joseph, J. Slinkman, R. Wolf, Z.-X. He, D. Ioannou, L. Wagner, M. Gordon, M. Abou-Khalil, R. Phelps, M. Gautsch, W. Abadeer, D. Harmon, M. Levy, J. Benoit, J. Dunn "A Thin-Film SOI 180nm CMOS RF Switch Technology," IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, pp. 1-4, 2009.
6. D. Wang, R. Wolf, A. Joseph, A. Botula, P. Rabbeni, M. Boenke, D. Harame, J. Dunn, "High performance SOI RF switches for wireless applications," IEEE Solid-State and Integrated Circuit Technology (ICSICT), pp. 611-614, 2010.
7. M/A-COM, Product Data Sheet, HS Switch Process.
8. K.-Y. Lin, Y.-J. Wang, D.-C. Niu and H. Wang, "Millimeter-Wave MMIC Single-Pole-Double-Throw Passive HEMT Switches Using Impedance-Transformation Networks," IEEE Microwave and Wireless Components Letters, 17(5), 2003.
9. Skyworks Solutions 13385-460LF Datasheet
10. R. Wolf, A. Joseph, P. Rabbeni and J. Dunn "RF SOI Solutions as a Platform for Wireless Front-end Applications," Microwave Journal, pp. 66-72, June 2011.
11. A. Khakifirooz, K. Cheng, B. Jagannathan, P. Kulkarni, J.W. Sleight, D. Shahrjerdi, J.B. Chang, S. Lee, J. Li, H. Bu, R. Gauthier, B. Doris, G. Shahidi, "Fully depleted extremely thin SOI for mainstream 20nm lowpower technology and beyond," IEEE International Solid-State Circuits Conference (ISSCC) 2010, Feb. 2010, pp. 152-153.
12. J. Kim, S. Lee, J.-O. Plouchart, S. Springer, "High-Performance FET Device Layout," US Patent 7,689,946, March 2010
13. Sungjae Lee, Basanth Jagannathan, Shreesh Narasimha, Anthony Chou, Noah Zamdmer, Jim Johnson, Richard Williams, Lawrence Wagner, Jonghae Kim, Jean-Olivier Plouchart, John Pekarik, Scott Springer and Greg Freeman "Record RF performance of 45-nm SOI CMOS Technology," 2007 IEEE International Electron Devices Meeting (IEDM), Dec. 2007.
14. Daeik D. Kim, Ken Rim, Jonghae Kim, Choongyeun Cho, Jean-Olivier Plouchart, Mahender Kumar, and Woo-Hyeong Lee "An Array of Four Complementary LC-VCOs with 51.4% W-band coverage in 32nm SOI CMOS Technology," IEEE International Solid-State Circuits Conference (ISSCC) 2009, Feb. 2009.
15. Daihyun Lim, Jonghae Kim, Jean-Olivier Plouchart, Choongyeon Cho, Daeik Kim, Robert Trzcinski and Duane Boning "Performance Variability of a 90GHz Static CML Frequency Divider in 65nm SOI CMOS Technology," IEEE International Solid-State Circuits Conference, pp. 542-621, Feb. 07
16. G. R. Gangasani, et. Al. " A 16-Gb/s Backplane Transceiver with 12- Tap Current Integrating DFE and Dynamic Adaptation of Voltage Offset and Timing Drifts in 45-nm SOI CMOS Technology," submitted to CICC 2011.
17. http://www.fibrechannel.org/roadmaps
18. Alexander Rylyakov, et. Al. "A 3.9ns 8.9mW 4x4 Silicon Photonic Switch Hybrid Integrated with CMOS Driver," ISSCC 2011, pp. 222- 223, Feb. 2011.