A 220-225.9 GHz InP HBT single-chip PLL

Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC

Volumn , Issue , 2011, Pages

  Seo, Munkyo ^a   Young, Adam ^a   Urteaga, Miguel ^a   Griffith, Zach ^a   Rodwell, Mark ^b   Choe, Myung Jun ^a   Field, Mark ^a  

^a TELEDYNE SCIENTIFIC COMPANY   (United States)

^b Santa Barbara   (United States)

Author keywords

dynamic frequency dividers; hetero junction bipolar transistors; Phase locked loops; voltage controlled oscillators

Indexed keywords

ACTIVE LOOP FILTERS; DYNAMIC FREQUENCY DIVIDER; INP-HBT; LOCKING RANGE; OUTPUT AMPLIFIERS; PHASE DETECTORS; SINGLE-CHIP; SUBHARMONICS; VOLTAGE CONTROLLED OSCILLATOR;

ANTENNA PHASED ARRAYS; BIPOLAR TRANSISTORS; CIRCUIT OSCILLATIONS; DIGITAL SIGNAL PROCESSING; FREQUENCY DIVIDING CIRCUITS; GALLIUM ARSENIDE; GALLIUM NITRIDE; INTEGRATED CIRCUITS; INTEGRATION; PHASE LOCKED LOOPS; SEMICONDUCTING GALLIUM; SILICON ALLOYS;

SEMICONDUCTING SILICON COMPOUNDS;

EID: 81455132296     PISSN: 15508781     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CSICS.2011.6062495     Document Type: Conference Paper

References (8)

1. S. Shahramian, A. Hart, A. Tomkins, A. C. Carusone, P. Garcia, P. Chevalier, and S. Voinigescu, "A D-band PLL covering the 81-82 GHz, 86-92 GHz and 162-164 GHz bands," Proc. IEEE RFIC Symp., pp. 53-56, June 2010.
2. C. Cao, Y. Ding, and K. K. O, "A 50-GHz phase-locked loop in 0.13-&μυ;m CMOS," IEEE J. Solid-State Circuits, vol. 42, pp. 1649-1656, Aug. 2007.
3. K.-H. Tsai, and S.-I. Liu, "A 43.7 mW 96 GHz PLL in 65nm CMOS,"ISSCC Dig. Tech. Papers, pp. 276-277, Feb. 2009.
4. C. Wagner, A. Stelzer, and H. Jager, "PLL architecture for 77-GHz FMCW radar systems with highly-linear ultra-wideband frequency sweeps," IEEE MTT-S Int. Microwave Symp. Dig., pp. 399-402, Jun. 2006. (Pubitemid 46924235)
5. J. Lee, M. Liu, and H. Wang, "A 75-GHz phase-locked loop in 90-nm CMOS technology," IEEE J. Solid-State Circuits, pp. 1414-1426, Jun. 2008.
6. M. Seo, M. Urteaga, M. Rodwell and M. Choe, "A 300 GHz PLL in an InP HBT Technology," IEEE MTT-S Int. Microwave Symp., Baltimore, June 2011.
7. M. Seo, M. Urteaga, A. Young, V. Jain, Z. Griffith, J. Hacker, P. Rowell, R. Pierson, and M. Rodwell, ">300 GHz fixed-frequency and voltage-controlled fundamental oscillators in an InP DHBT process,"IEEE MTT-S Int. Microwave Symp. Dig., pp. 272-275, May 2010.
8. M. Seo, M. Urteaga, A. Young, and M. Rodwell, "A 305-330+ GHz 2:1 dynamic frequency divider using InP HBTs," IEEE Microwave and Wireless Component Letters, pp. 468-470, Jun. 2010.