Rail-to-rail BiCMOS operational amplifier using input signal adapters with floating outputs

Analog Integrated Circuits and Signal Processing

Volumn 63, Issue 3, 2010, Pages 433-449

  Tadić, Nikša ^a   Banjević, Mirjana ^b   Schloegl, Franz ^a   Zimmermann, Horst ^a  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

^b UNIVERSITY OF MONTENEGRO   (Montenegro)

Author keywords

Adapter circuits; Analog integrated circuits; Low supply voltage; Operational amplifiers; Rail to rail operation

Indexed keywords

BICMOS TECHNOLOGY; DIFFERENTIAL AMPLIFIERS; LINEAR INTEGRATED CIRCUITS; OPERATIONAL AMPLIFIERS;

ANALOG INTEGRATED CIRCUIT; LOW SUPPLY VOLTAGES; OPERATING REGIONS; RAIL-TO-RAIL INPUT; RAIL-TO-RAIL OPERATION; RAIL-TO-RAIL OPERATIONAL AMPLIFIERS; SINGLE SUPPLIES; UNITY-GAIN FREQUENCIES;

POWER AMPLIFIERS;

EID: 80155197001     PISSN: 09251030     EISSN: 15731979     Source Type: Journal    
DOI: 10.1007/s10470-009-9423-6     Document Type: Article

References (22)

1. Coban, A. L., Allen, P. E., & Shi, X. (1995). Low-voltage analog IC design in CMOS technology. IEEE Transactions on Circuits and Systems, 42(Part I), 955-958.
2. Nagaraj, K. (1995). Constant transconductance CMOS amplifier input stage with rail-to-rail input common mode voltage range. IEEE Transactions on Circuits and Systems, 42(Part II), 366-368.
3. Hogervorst, R., Tero, J. P., Eschauzier, R. G. H., & Huijsing, J. H. (1994). A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries. IEEE Journal of Solid-State Circuits, 29, 1505-1513.
4. Sakurai, S., & Ismail, M. (1996). Robust design of rail-to-rail CMOS operational amplifier for a low power supply voltage. IEEE Journal of Solid-State Circuits, 31, 146-156.
5. Wang, M., Mayhugh, T. L., Embabi, S. H. K., & Sanchez-Sinencio, E. (1999). Constant-gm rail-to-rail CMOS op-amp input stage with overlapped transition regions. IEEE Journal of Solid-State Circuits, 34, 148-156.
6. Carrillo, J. M., Duque-Carrillo, J. F., Torelli, G., & Ausin, J. L. (2003). Constant-gm constant-slew-rate high-bandwidth lowvoltage rail-to-rail CMOS input stage for VLSI cell libraries. IEEE Journal of Solid-State Circuits, 38, 1364-1372.
7. Blalock, B. J., Allen, P. E., & Rincon-Mora, G. (1998). Designing 1-V op amps using standard digital CMOS technology. IEEE Transactions on Circuits and Systems, 45(Part II), 769-780.
8. Carrillo, J. M., Torelli, G., Perez-Aloe, R., & Duque-Carrillo, J. F. (2007). 1-V rail-to-rail CMOS opamp with improved bulk-driven input stage. IEEE Journal of Solid-State Circuits, 42, 508-517.
9. Ferreira, L. H. C., Pimenta, T. C., & Moreno, R. L. (2007). An ultra-low-voltage ultra-low-power CMOS Miller OTA with railto-rail input/output swing. IEEE Transactions on Circuits and Systems, 54(Part II), 843-847.
10. Griffith, R., Vyne, R. L., Dotson, R. N., & Petty, T. (1997). A 1 V BiCMOS rail-to-rail amplifier with n-channel depletion mode input stage. IEEE Journal of Solid-State Circuits, 32, 2012-2022.
11. Stockstad, T., & Yoshizawa, H. (2002). A 0.9-V 0.5-lA rail-torail CMOS operational amplifier. IEEE Journal of Solid-State Circuits, 37, 286-292.
12. Duque-Carrillo, J. F., Ausin, J. L., Torreli, G., Valverde, J. M., & Dominguez, M. A. (2000). 1-V rail-to-rail operational amplifiers in standard CMOS technology. IEEE Journal of Solid-State Circuits, 35, 33-44.
13. Ramirez-Angulo, J., Carvajal, R. G., Tombs, J., & Torralba, A. (2001). Low-voltage CMOS op-amp wit rail-to-rail input and output signal swing for continuous-time signal processing using multiple-input floating-gate transistors. IEEE Transactions on Circuits and Systems, 48(Part II), 111-116.
14. Fischer, T. W., Karsilayan, A. I., & Sanchez-Sinencio, E. (2005). A rail-to-rail amplifier input stage with 0.35% gm fluctuation. IEEE Transactions on Circuits and Systems, 52(Part I), 271-282.
15. Baez-Villegas, D., & Silva-Martinez, J. (2006). Quasi rail-to-rail very low-voltage OPAMP with a single pMOS input differential pair. IEEE Transactions on Circuits and Systems, 53(Part II), 1175-1179.
16. Hogervorst, R., & Huijsing, J. H. (1996). Design of low-voltage, low-power operational amplifier cells. Boston, MA: Kluwer.
17. Tsividis, Y. (1999). Operation and modeling of the MOS transistor (2nd ed.). New York: McGraw-Hill.
18. Gray, P. R., & Meyer, R. G. (1993). Analysis and design of analog integrated circuits (3rd ed.). New York: Wiley.
19. Johns, D., & Martin, K. (1997). Analog integrated circuit design. New York: Wiley.
20. Sooch, N. S. (1985). MOS cascade current mirror. US Patent 4 550 284.
21. Babanezhad, J. N., & Gregorian, R. (1987). A programmable gain/loss circuit. IEEE Journal of Solid-State Circuits, 22, 1082-1090.
22. Sakurai, T., & Newton, R. (1990). Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE Journal of Solid-State Circuits, 25, 584-594.