A rail-to-rail amplifier input stage with ±0.35%gm fluctuation

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 2, 2005, Pages 271-282

  Fischer, Timothy Wayne ^a   Karşilayan, Aydin Ilker ^a   Sánchez Sinencio, Edgar ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

Amplifiers; CMOS analog integrated circuits; Floating gate; Rail to rail amplifier

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; CURRENT VOLTAGE CHARACTERISTICS; FEEDBACK CONTROL; GATES (TRANSISTOR); MONTE CARLO METHODS; PHASE SHIFTERS; SPURIOUS SIGNAL NOISE; THRESHOLD VOLTAGE; TRANSCONDUCTANCE;

CMOS ANALOG INTEGRATED CIRCUITS; FLOATING GATE; MULTIPLE INPUT FLOATING GATE TRANSISTORS; PROGRAMMABLE LEVEL SHIFTERS; RAIL-TO-RAIL AMPLIFIER;

OPERATIONAL AMPLIFIERS;

EID: 14644390251     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2004.840290     Document Type: Article

References (19)

1. F. You, S. H. K. Embabi, and E. Sánchez-Sinencio, "Low-voltage class AB buffers with quiescent current control," IEEE J. Solid-State Circuits, vol. 33, no. 6, pp. 915-920, Jun. 1998.
2. m and common-mode elimination," Electron. Lett., vol. 38, no. 24, pp. 1491-1492, Nov. 2002.
3. m rail-to-rail CMOS Op-amp input stage with overlapped transition regions," IEEE J. Solid-State Circuits, vol. 34, no. 2, pp. 148-156, Feb. 1999.
4. J. Ramirez-Angulo, R. G. Carvajal, J. Tombs, and A. Torralba, "Low-voltage CMOS op-amp with rail-to-rail input and output signal swing for continuous-time signal processing using multiple-input floating-gate transistors," IEEE Trans. Circuits Syst. II, Anal. Digit. Signal Process., vol. 48, no. 1, pp. 111-116, Jan. 2001.
5. m and slew-rate rail-to-rail CMOS input circuit and its application to analog cell for low voltage VLSI systems," IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 701-712, May 1997.
6. m rail-to-rail input stage," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS'92), 1992, pp. 2876-2879.
7. m-control by an electronic zener diode," IEEE J. Solid-State Circuits, vol. 31. no. 7, pp. 1034-1040, Jul. 1996.
8. K. Nagaraj, "Constant transconductance CMOS amplifier input stage with rail-to-rail input common-mode voltage range," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., Vol. 42, no. 5, pp. 366-368, May 1995.
9. m low-voltage CMOS operational transconductance amplifier," IEEE J. Solid-State Circuits, vol. 32, no. 10, pp. 1563-1567, Oct. 1997.
10. m circuit technique," Electron. Lett., vol. 38, no. 9, pp. 396-397, Apr. 2002.
11. J. M. Carrillo, J. F. Duque-Carrillo, G. Torelli, and J. L. Ausin, "General purpose rail-to-rail input circnit with constant behavior for VLSI cell libraries," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS'02), vol. 3, May 2002, pp. 607-610.
12. J. M. Carrillo, J, F. Duque-Carrillo, J. L. Ausin, J. M. Valverde, and G. Torelli, "Common-mode response shaping in rail-to-rail op-amp input stages," Electron. Lett., vol. 38, no. 25, pp. 1615-1616, 2002.
13. S. Sakurai and M. Ismail, "Robust design of rail-to-rail CMOS operational amplifiers for a low power supply voltage," IEEE J. Solid-State Circuits, vol. 31, no. 2, pp. 146-156, Feb. 1996.
14. m input-stage architectures for low-voltage Op Amps" IEEE Trans. Circuits Syst. I. Fundam. Theory Appl., vol. 42, no. 11, pp. 886-895, Nov. 1995.
15. m constant-slew-rate high-bandwidth low-voltage rail-to-rail CMOS input stage for VLSI cell libraries," IEEE J. Solid-State Circuits, vol. 38, no. 8, pp. 1364-1372, Aug. 2003.
16. F. You, S. H. K. Embabi, and E. Sánchez-Sinencio, "On the common-mode rejection ratio in low voltage operational amplifiers with complementary n-P input pairs," IEEE Trans. Circuits Syst. II, Analog Digit, Signal Process., vol. 44, no. 8. pp. 678-683, Aug. 1997.
17. E. Sánchez-Sinencio and J. Silva-Martinez, "CMOS transconductance amplifiers, architectures and active filters: A tutorial," Proc. IEE., Circuits, Devices Syst., vol. 147, no. 1, pp. 3-12, 2000.
18. E. A. Klumperink and B. Nauta, "Systematic comparison of HF CMOS transconductors," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 10, pp. 728-741, Oct. 2003.
19. A. Nedungadi and T. R. Viswanathan, "Design of linear CMOS transconductance elements," IEEE Trans. Circuits Syst., vol. CAS-31, no. 10, pp. 891-894, Oct. 1984.