A novel power management for CMP systems in data-intensive environment

Proceedings - 25th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2011

Volumn , Issue , 2011, Pages 92-103

  Shang, Pengju ^a   Wang, Jun ^a  

^a UNIVERSITY OF CENTRAL FLORIDA   (United States)

Author keywords

CPU; data intensive workloads; I O wait; power management

Indexed keywords

CHEMICAL SYSTEMS; CHIP MULTIPROCESSORS; COMPLETION TIME; CONTROL MODEL; CORE LEVELS; CPU; CPU POWER; DATA-INTENSIVE APPLICATION; DATA-INTENSIVE WORKLOADS; DYNAMIC VOLTAGE AND FREQUENCY SCALING; I/O OPERATIONS; I/O SUBSYSTEMS; LOWER FREQUENCIES; MULTI PROCESSOR SYSTEMS; MULTIINPUT; PERFORMANCE CONSTRAINTS; PERFORMANCE LOSS; POWER MANAGEMENT SCHEME; POWER MANAGEMENT STRATEGIES; POWER MANAGEMENTS; POWER SAVINGS; RULE BASED; SCALING DOWN; SYSTEM MODELING;

CHEMICAL OPERATIONS; DISTRIBUTED PARAMETER NETWORKS; ENERGY MANAGEMENT; EQUIPMENT TESTING; EXPERIMENTS; PARALLEL PROCESSING SYSTEMS;

INFORMATION MANAGEMENT;

EID: 80053280764     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2011.19     Document Type: Conference Paper

References (48)

1. V. Hanumaiah, R. Rao, S. Vrudhula, and K. S. Chatha, "Throughput optimal task allocation under thermal constraints for multi-core processors,"in DAC '09: Proceedings of the 46th Annual Design Automation Conference. New York, NY, USA: ACM, 2009, pp. 776-781.
2. S. R. Alam, P. K. Agarwal, and J. S. Vetter, "Performance characteristics of biomolecular simulations on high-end systems with multi-core processors," Parallel Comput., vol. 34, no. 11, pp. 640-651, 2008.
3. C. Isci, A. Buyuktosunoglu, C. yong Cher, P. Bose, and M. Martonosi, "An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget," in in Proc. Intl Symp. Microarch. (MICRO, 2006, pp. 347-358.
4. A. Flores, J. L. Aragón, and M. E. Acacio, "An energy consumption characterization of on-chip interconnection networks for tiled cmp architectures," J. Supercomput., vol. 45, no. 3, pp. 341-364, 2008.
5. Q. Wu, V. J. Reddi, Y. Wu, J. Lee, D. Connors, D. Brooks, M. Martonosi, and D. W. Clark, "A dynamic compilation framework for controlling microprocessor energy and performance," in In MICRO 38: Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture. IEEE Computer Society, 2005, pp. 271-282.
6. C. Isci, G. Contreras, and M. Martonosi, "Live, runtime phase monitoring and prediction on real systems with application to dynamic power management," in MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. Washington, DC, USA: IEEE Computer Society, 2006, pp. 359-370.
7. A. Weissel and F. Bellosa, "Process cruise control: event-driven clock scaling for dynamic power management," in CASES '02: Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems. New York, NY, USA: ACM, 2002, pp. 238-246.
8. F. Xie, M. Martonosi, and S. Malik, "Bounds on power savings using runtime dynamic voltage scaling: an exact algorithm and a linear-time heuristic approximation," in ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and design. New York, NY, USA: ACM, 2005, pp. 287-292.
9. C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi, "An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget," in MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. Washington, DC, USA: IEEE Computer Society, 2006, pp. 347-358.
10. R. Teodorescu and J. Torrellas, "Variation-aware application scheduling and power management for chip multiprocessors," in ISCA '08: Proceedings of the 35th International Symposium on Computer Architecture. Washington, DC, USA: IEEE Computer Society, 2008, pp. 363-374.
11. "Introducing the 45nm next-generation intel core microarchitecture."[Online]. Available: http://www.intel.com/technology/ architecture-silicon/intel64/45nm-core2 whitepaper.pdf
12. "Amd cool'n'quiet technology," 2006. [Online]. Available: http://www.amd.com/us/products/technologies/cool-n-quiet/Pages/cool-n-quiet.aspx
13. "Ibm energyscale for power6 processor-based systems," 2009. [Online]. Available: http://www-03.ibm.com/systems/power/hardware/whitepapers/ energyscale.html
14. A. Fedorova, M. Seltzer, and M. D. Smith, "Improving performance isolation on chip multiprocessors via an operating system scheduler," in PACT '07: Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques. Washington, DC, USA: IEEE Computer Society, 2007, pp. 25-38.
15. "Processor utilization and wait i/o - a look inside." [Online]. Available: http://sunsite.uakom.sk/sunworldonline/swol-08-1997/swol-08- insidesolaris.html
16. X. Fan, W. dietrich Weber, and L. A. Barroso, "Power provisioning for a warehouse-sized computer," in In Proceedings of ISCA, 2007.
17. Y. Wang, K. Ma, and X. Wang, "Temperature-constrained power control for chip multiprocessors with online model estimation," in ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture. New York, NY, USA: ACM, 2009, pp. 314-324.
18. M. Beck, R. Magnus, and U. Kunitz, Linux Kernel Internals with Cdrom. Boston, MA, USA: Addison-Wesley Longman Publishing Co., Inc., 2002.
19. R. Ge, X. Feng, W.-c. Feng, and K. W. Cameron, "Cpu miser: A performance-directed, run-time system for power-aware clusters," in ICPP '07: Proceedings of the 2007 International Conference on Parallel Processing. Washington, DC, USA: IEEE Computer Society, 2007, p. 18.
20. P. J. Antsaklis and K. M. Passino, Eds., An introduction to intelligent and autonomous control. Norwell, MA, USA: Kluwer Academic Publishers, 1993.
21. "Enhanced intel speedstep technology for the intel pentium m processor," 2004. [Online]. Available: http://xnu-speedstep.googlecode.com/ files/PentiumM SpeedStepDoc.pdf
22. D. Bovet and M. Cesati, Understanding The Linux Kernel. Oreilly & Associates Inc, 2005.
23. "Isolation benchmark suite." [Online]. Available: http://web2.clarkson. edu/class/cs644/isolation/
24. "Spec cpu2006." [Online]. Available: http://www.spec.org/ cpu2006/
25. "Tpcc-uva: A free, open-source implementation of the tpc-c benchmark."[Online]. Available: http://www.infor.uva.es/~diego/tpcc-uva. html
26. K. Choi, R. Soma, and M. Pedram, "Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ratio of off-chip access to on-chip computation times," in DATE '04: Proceedings of the conference on Design, automation and test in Europe. Washington, DC, USA: IEEE Computer Society, 2004, p. 10004.
27. "Five ways to reduce miss penalty." [Online]. Available: http: //bnrg.eecs.berkeley.edu/~randy/Courses/CS252.S96/Lecture17.pdf
28. V. Vishwanath, R. Burns, J. Leigh, and M. Seablom, "Accelerating tropical cyclone analysis using lambdaram, a distributed data cache over wide-area ultra-fast networks," Future Gener. Comput. Syst., vol. 25, no. 2, pp. 184-191, 2009.
29. M. Kandemir, S. W. Son, and M. Karakoy, "Improving i/o performance of applications through compiler-directed code restructuring,"in FAST'08: Proceedings of the 6th USENIX Conference on File and Storage Technologies. Berkeley, CA, USA: USENIX Association, 2008, pp. 1-16.
30. S. W. Son, G. Chen, M. Kandemir, and F. Li, "Energy savings through embedded processing on disk system," in ASP-DAC '06: Proceedings of the 2006 Asia and South Pacific Design Automation Conference. Piscataway, NJ, USA: IEEE Press, 2006, pp. 128-133.
31. "Is i/o wait a measure of cpu utilization or idle time?" [Online]. Available: http://www.ee.pw.edu.pl/~pileckip/aix/waitio2.htm
32. K. Elmeleegy, A. Chanda, A. L. Cox, and W. Zwaenepoel, "Lazy asynchronous i/o for event-driven servers," in ATEC '04: Proceedings of the annual conference on USENIX Annual Technical Conference. Berkeley, CA, USA: USENIX Association, 2004, pp. 21-21.
33. C. Basaran, M. H. Suzer, K.-D. Kang, and X. Liu, "Robust fuzzy cpu utilization control for dynamic workloads," J. Syst. Softw., vol. 83, no. 7, pp. 1192-1204, 2010.
34. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations," in In Proceedings of the 27th Annual International Symposium on Computer Architecture, 2000, pp. 83-94.
35. H. Solar, R. Berenguer, J. De No, n. Gurutzeaga, I U. Alvarado, and J. Legarda, "A fully integrated 23.2dbm p1db cmos power amplifier for the ieee 802.11a with 2977-82, 2009.
36. B. G. A. Varma, "A control-theoretic approach to dynamic voltage scheduling," in Proc. International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES 2003), San Jose CA, 2003.
37. "Rtai - the realtime application interface for linux," 2010. [Online]. Available: https://www.rtai.org/
38. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos, "SESC simulator," January 2005, http://sesc.sourceforge.net.
39. O. N. Ec-Rjrza-Te, "Alpha 21264 microprocessor hardware reference manual."
40. "Hardware performance counter basics." [Online]. Available: http://perfsuite.ncsa.uiuc.edu/publications/LJ135/x27.html
41. Y. Chen, A. Das, W. Qin, A. Sivasubramaniam, Q. Wang, and N. Gautam, "Managing server energy and operational costs in hosting centers,"in SIGMETRICS '05: Proceedings of the 2005 ACM SIGMETRICS international conference on Measurement and modeling of computer systems. New York, NY, USA: ACM, 2005, pp. 303-314.
42. Cluster-level feedback power control for performance optimization. IEEE Computer Society, 2008.
43. X. Wang, D. Jia, C. Lu, and X. Koutsoukos, "Deucon: Decentralized end-to-end utilization control for distributed real-time systems," IEEE Trans. Parallel Distrib. Syst., vol. 18, no. 7, pp. 996-1009, 2007. (Pubitemid 46916474)
44. C. Lu, X. Wang, and X. Koutsoukos, "Feedback utilization control in distributed real-time systems with end-to-end tasks," IEEE Trans. Parallel Distrib. Syst., vol. 16, no. 6, pp. 550-561, 2005. (Pubitemid 40889859)
45. L.-X. Wang, A course in fuzzy systems and control. Upper Saddle River, NJ, USA: Prentice-Hall, Inc., 1997.
46. T. Shaocheng, L. Changying, and L. Yongming, "Fuzzy adaptive observer backstepping control for mimo nonlinear systems," Fuzzy Sets Syst., vol. 160, no. 19, pp. 2755-2775, 2009.
47. S. Tong and Y. Li, "Observer-based fuzzy adaptive control for strictfeedback nonlinear systems," Fuzzy Sets Syst., vol. 160, no. 12, pp. 1749-1764, 2009.
48. "Why use fuzzy logic?" [Online]. Available: http://www.aptronix.com/fide/whyfuzzy.htm