Applying statistical machine learning to multicore voltage & frequency scaling

CF 2010 - Proceedings of the 2010 Computing Frontiers Conference

Volumn , Issue , 2010, Pages 277-286

  Moeng, Michael ^a   Melhem, Rami ^a  

^a University of Pittsburgh   (United States)

Author keywords

decision tree; multicore; power management

Indexed keywords

BENCHMARK SUITES; BEST FREQUENCY; CORE MACHINES; DYNAMIC VOLTAGE/FREQUENCY SCALING; EXPECTED ENERGY; FIXED FREQUENCY; FREQUENCY SETTING; FREQUENCY-SCALING; GREEDY POLICY; IMPROVING SYSTEMS; LIMITING FACTORS; MACHINE-LEARNING; MULTI CORE; MULTICORE CHIPS; MULTITHREADED; POWER MANAGEMENT; POWER MANAGEMENTS;

ELECTRIC POWER MEASUREMENT; ENERGY EFFICIENCY; ENERGY MANAGEMENT; LEARNING SYSTEMS; MULTIPROGRAMMING;

DECISION TREES;

EID: 77954522407     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1787275.1787336     Document Type: Conference Paper

References (18)

1. Nevine AbouGhazaleh, Bruce R. Childers, Daniel Mossé, and Rami G. Melhem. Integrated cpu cache power management in multiple clock domain processors. In HiPEAC, pages 209-223, 2008.
2. Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh, and Kai Li. The parsec benchmark suite: characterization and architectural implications. In PACT, pages 72-81, 2008.
3. J. Adam Butts and Gurindar S. Sohi. A static power model for architects. In MICRO, pages 191-201, 2000.
4. Gaurav Dhiman and Tajana Simunic Rosing. Dynamic voltage frequency scaling for multi-tasking systems using online learning. In ISLPED, pages 207-212, 2007.
5. J. Dorsey, S. Searles, M. Ciraula, S. Johnson, N. Bujanos, D. Wu, M. Braganza, S. Meyers, E. Fang, and R. Kumar. An integrated quad-core opteron processor. In ISSCC, pages 102-103, Feb. 2007.
6. T. Fischer, J. Desai, B. Doyle, S. Naffziger, and B. Patella. A 90-nm variable frequency clock system for a power-managed itanium architecture processor. volume 41, pages 218-228, Jan. 2006.
7. Vincent W. Freeh, Feng Pan, Nandini Kappiah, David K. Lowenthal, and Robert Springer. Exploring the energy-time tradeoff in mpi programs on a power-scalable cluster. In IPDPS, 2005.
8. P. Hazucha, T. Karnik, B.A. Bloechel, C. Parsons, D. Finan, and S. Borkar. Area-efficient linear regulator with ultra-fast load regulation. volume 40, pages 933-940, April 2005.
9. Sebastian Herbert and Diana Marculescu. Analysis of dynamic voltage/frequency scaling in chip-multiprocessors. In ISLPED, pages 38-43, 2007.
10. Sebastian Herbert and Diana Marculescu. Variation-aware dynamic voltage/frequency scaling. In HPCA, pages 301-312, 2009.
11. Nam Sung Kim, Todd M. Austin, David Blaauw, Trevor N. Mudge, Krisztián Flautner, Jie S. Hu, Mary Jane Irwin, Mahmut T. Kandemir, and Narayanan Vijaykrishnan. Leakage current: Moore's law meets static power. IEEE Computer, 36(12):68-75, 2003.
12. Veronica Liesaputra and Ian H. Witten. Seeking information in realistic books: a user study. In JCDL, pages 29-38, 2008.
13. Grigorios Magklis, Michael L. Scott, Greg Semeraro, David H. Albonesi, and Steve Dropsho. Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor. In ISCA, pages 14-25, 2003.
14. Tom M. Mitchell. Machine Learning. McGraw-Hill, international edition, 1997.
15. Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P. Jouppi. Architecting efficient interconnects for large caches with cacti 6.0. volume 28, pages 69-79, 2008.
16. Jun Shirako, Naoto Oshiyama, Yasutaka Wada, Hiroaki Shikano, Keiji Kimura, and Hironori Kasahara. Compiler control power saving scheme for multi core processors. In LCPC, pages 362-376, 2005.
17. Simics. http://www.simics.net/.
18. Radu Teodorescu and Josep Torrellas. Variation-aware application scheduling and power management for chip multiprocessors. In ISCA, pages 363-374, 2008.