Characterizing memory write references for efficient management of hybrid PCM and DRAM memory

IEEE International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems - Proceedings

Volumn , Issue , 2011, Pages 168-175

  Lee, Soyoon ^a   Bahn, Hyokyung ^a   Noh, Sam H ^b  

^a Ewha Womans University   (South Korea)

^b Hong Ik University   (South Korea)

Author keywords

CLOCK algorithm; hybrid memory; phase change memory; write references

Indexed keywords

ACCESS TIME; DRAM MEMORIES; FREQUENCY CHARACTERISTIC; HYBRID MEMORIES; MAIN MEMORY; MEMORY HIERARCHY; MEMORY MANAGEMENT TECHNIQUES; PAGE REPLACEMENT; PHASE CHANGE; TEMPORAL LOCALITY; WRITE OPERATIONS; WRITE REFERENCES;

ALGORITHMS; CLOCKS; COMPUTER NETWORKS; COMPUTER SIMULATION; ENERGY DISSIPATION; ESTIMATION; FREQUENCY ESTIMATION; MEMORY ARCHITECTURE; PHASE CHANGE MEMORY; TELECOMMUNICATION SYSTEMS;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 80053030487     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MASCOTS.2011.68     Document Type: Conference Paper

References (13)

1. International Technology Roadmap for Semiconductors, Emerging Research Devices, 2007.
2. Phase Change Memory: A new memory technology to enable new memory usage models, white paper, Micron Tech. Inc., http://www.numonyx.com/Documents/ WhitePapers/Numonyx-PhaseChangeMemory-WhitePaper.pdf
3. M.K. Qureshi, V. Srinivasan, and J.A. Rivers, "Scalable high performance main memory system using phase-change memory technology," Int'l Symp. Computer Archi. (ISCA09), pp.24-33, 2009.
4. G. Dhiman, R. Ayoub, and T. Rosing, "PDRAM: A hybrid PRAM and DRAM main memory system," ACM/IEEE Design Automation Conf. (DAC09), pp.664-559, 2009.
5. B.C. Lee, E. Ipek, O. Mutlu, and D. Burger, "Architecting Phase Change Memory as a Scalable DRAM Alternative," Int'l Symp. Computer Archi. (ISCA09), pp.2-13, 2009.
6. M.K. Qureshi, M.M. Franceschini, L.A. Lastras-Montaño, and J.P. Karidis, "Morphable memory system: a robust architecture for exploiting multi-level phase change memories," Int'l Symp. Computer Archi. (ISCA10), pp.153-162, 2010.
7. R.W. Carr and J.L. Hennessy, "WSCLOCK - a simple and effective algorithm for virtual memory management," ACM Symp. Operating Systems Principles (SOSP81), pp.87-95, 1981.
8. H. Lee and H. Bahn, "Characterizing Virtual Memory Write References for Efficient Page Replacement in NAND Flash Memory," IEEE/ACM Symp. Modeling, Analysis, and Simulation of Computer and Telecomm. Systems (MASCOTS09), pp.451-460, 2009.
9. N. Nethercote and J. Seward, "Valgrind: a program supervision framework," Electronic Notes in Theoretical Computer Science, 2003.
10. D. Lee, J. Choi, J.H. Kim, S.H. Noh, S.L. Min, Y. Cho, and C.S. Kim, "LRFU: A Spectrum of Policies that Subsumes the Least Recently Used and Least Frequently Used Policies," IEEE Trans. Computers, vol.50, no.12, pp.1352-1361, 2001.
11. E.J. O'Neil, P.E. O'Neil, and G. Weikum, "The LRU-K Page Replacement Algorithm for Database Disk Buffering," ACM SIGMOD Conf., pp. 297-306, 1993.
12. J.T. Robinson and N.V. Devarakonda, "Data Cache Management Using Frequency-Based Replacement," ACM SIGMETRICS Conf., pp.134-142, 1990.
13. P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "A durable and energy efficient main memory using phase change memory technology," Int'l Symp. Computer Archi. (ISCA09), pp.14-23, 2009.