|
Volumn , Issue , 2011, Pages 984-989
|
A closed-form expression for estimating minimum operating voltage (V DDmin) of CMOS logic gates
|
Author keywords
Minimum operating voltage; subthreshold circuits; variations
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
COMPUTER AIDED DESIGN;
INTELLIGENT SYSTEMS;
LOGIC GATES;
MONTE CARLO METHODS;
THRESHOLD VOLTAGE;
CLOSED-FORM EXPRESSION;
NMOS TRANSISTORS;
OPERATING VOLTAGE;
STANDARD DEVIATION;
SUB-THRESHOLD CIRCUITS;
VARIATIONS;
VOLTAGE DIFFERENCE;
WITHIN-DIE VARIATIONS;
COMPUTER CIRCUITS;
|
EID: 80052658521
PISSN: 0738100X
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1145/2024724.2024942 Document Type: Conference Paper |
Times cited : (21)
|
References (7)
|