Multilayer cache partitioning for multiprogram workloads

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6852 LNCS, Issue PART 1, 2011, Pages 130-141

  Kandemir, Mahmut ^a   Prabhakar, Ramya ^a   Karakoy, Mustafa ^b   Zhang, Yuanrui ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE CAPACITY; CACHE PARTITIONING; DYNAMIC PARTITION; EXPERIMENTAL ANALYSIS; GLOBAL PERFORMANCE; MODEL-BASED OPC; MULTI-CORE MACHINES; MULTIPLE LAYERS; OPTIMAL SCHEME; QOS REQUIREMENTS; SHARED CACHE;

QUALITY OF SERVICE;

MULTILAYERS;

EID: 80052386002     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-23400-2_13     Document Type: Conference Paper

References (17)

1. Alfs, G., Knupferr, N.: Intel's Multicore Architecture Briefing (2008), http://www.intel.com/pressroom/archive/releases/20080317fact.htm
2. Chang, J., Sohi, G.: Cooperative Cache Partitioning for Chip Multiprocessors. In: ICS (2007)
3. Duchesne, P., Remillard, B.: Statistical Modeling and Analysis for Complex Data Problems. Springer, Heidelberg (2005)
4. Herdrich, A., et al.: Rate-based QoS Techniques for Cache/Memory in CMP Platforms. In: ICS (2009)
5. Ko, B., et al.: Scalable Service Differentiation in a Shared Storage Cache. In: ICDCS (2003)
6. Guo, F., et al.: A Framework for Providing Quality of Service in Chip Multi-Processors. In: MICRO (2007)
7. Nesbit, K., et al.: Fair Queuing Memory Systems. In: MICRO (2006)
8. Martin, M., et al.: Multifacet's General Execution-Driven Multiprocessor Simulator (GEMS) Toolset. In: SIGARCH Comput. Archit. News (2005)
9. Magnusson, P.S., et al.: Simics: A Full System Simulation Platform. IEEE Transactions on Computer (2002)
10. Iyer, R., et al.: CQoS: A Framework for Enabling QoS in Shared Caches of CMP Platforms. In: ICS (2004)
11. Iyer, R., et al.: QoS Policies and Architecture for Cache/Memory in CMP Platforms. In: SIGMETRICS (2007)
12. Borkar, S.Y., et al.: Intel Processor and Platform Evolution for the Next Decade. Technical Report, Intel (2005)
13. Henning, J.L., et al.: SPEC CPU2006 Benchmark Descriptions. SIGARCH Comput. Archit. News (2006)
14. Qureshi, M.K., et al.: Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. In: MICRO (2006)
15. Rafique, N., et al.: Architectural Support for Operating System-Driven CMP Cache Management. In: PACT (2006)
16. Smith, J.E.: Characterizing Computer Performance with a Single Number. ACM Communications Journal (1988)
17. Srikantaiah, S., et al.: SHARP Control: Controlled Shared Cache Management in Chip Multiprocessors. In: MICRO (2009)