Application of balancing circuit for DC-link voltages balance in a single-phase diode-clamped inverter with two three-level legs

IEEE Transactions on Industrial Electronics

Volumn 58, Issue 9, 2011, Pages 4185-4195

  Stala, Robert ^a  

^a AGH UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Poland)

Author keywords

DC link voltage balance; diode clamped inverter; multilevel systems; natural balancing; neutral point clamped (NPC); neutral point clamped inverter

Indexed keywords

DC-LINK VOLTAGES; DIODE-CLAMPED INVERTER; MULTI-LEVEL SYSTEMS; NATURAL BALANCING; NEUTRAL POINT CLAMPED; NEUTRAL-POINT CLAMPED INVERTERS;

DIODES; ENERGY DISSIPATION;

ELECTRIC NETWORK ANALYSIS;

EID: 80051734707     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2010.2093477     Document Type: Article

References (48)

1. J. Rodriguez, S. Bernet, P. Steimer, and I. Lizama, "A survey on neutral point clamped inverters", IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2219-2230, Jul. 2010.
2. S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, I. G. Franquelo, B. Wu, J. Rodriguez, M. A. Pérez, and J. I. Leon, "Recent advances and industrial applications of multilevel converters", IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2553-2580, Aug. 2010.
3. L. G. Franquelo, J. Rodríguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives", IEEE Ind. Electron. Mag., vol. 2, no. 2, pp. 28-39, Jun. 2008.
4. D. Krug, S. Bernet, S. Saeed Fazel, K. Jalili, and M. Malinowski, "Comparison of 2.3-kV medium-voltage multilevel converters for industrial medium-voltage drives", IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2979-2992, Dec. 2007. (Pubitemid 350130682)
5. J. Zaragoza, J. Pou, S. Ceballos, E. Robles, P. Ibanez, and J. L. Villate, "A comprehensive study of a hybrid modulation technique for the neutral-point-clamped converter", IEEE Trans. Ind. Electron., vol. 56, no. 2, pp. 294-304, Feb. 2009.
6. J. Zaragoza, J. Pou, S. Ceballos, E. Robles, C. Jaen, and M. Corbalan, "Voltage-balance compensator for a carrier-based modulation in the neutral-point-clamped converter", IEEE Trans. Ind. Electron., vol. 56, no. 2, pp. 305-314, Feb. 2009.
7. O. Bouhali, B. Francois, E. M. Berkouk, and C. Saudemont, "DC link capacitor voltage balancing in a three-phase diode clamped inverter controlled by a direct space vector of line-to-line voltages", IEEE Trans. Power Electron., vol. 22, no. 5, pp. 1636-1648, Sep. 2007. (Pubitemid 47423040)
8. J. Holtz and N. Oikonomou, "Neutral point potential balancing algorithm at low modulation index for three-level inverter medium-voltage drives", IEEE Trans. Ind. Appl., vol. 43, no. 3, pp. 761-768, May/Jun. 2007. (Pubitemid 46864810)
9. S. Busquets-Monge, J. Bordonau, D. Boroyevich, and S. Somavilla, "The nearest three virtual space vector PWM-A modulation for the comprehensive neutral-point balancing in the three-level NPC inverter", IEEE Power Electron. Lett., vol. 2, no. 1, pp. 11-15, Mar. 2004.
10. J. I. Leon, S. Vazquez, R. Portillo, L. G. Franquelo, J. M. Carrasco, P. W. Wheeler, and A. J. Watson, "Three-dimensional feedforward space vector modulation applied to multilevel diode-clamped converters", IEEE Trans. Ind. Electron., vol. 56, no. 1, pp. 101-109, Jan. 2009.
11. D. W. Kang, C. S. Ma, T. J. Kim, and D. S. Hyun, "Simple control strategy for balancing the dc-link voltage of neutral-point-clamped inverter at low modulation index", Proc. Inst. Elect. Eng.-Elect. Power Appl., vol. 151, no. 5, pp. 569-575, Sep. 2004.
12. K. Yan, W. Wang, Z. Zhu, and Q. Lu, "Study on neutral-point balancing for three-level space voltage vector pulse-width modulation inverter", in Proc. ICEMS, Oct. 17-20, 2008, pp. 1571-1576.
13. J. Pou, J. Zaragoza, P. Rodríguez, S. Ceballos, V. Sala, R. Burgos, and D. Boroyevich, "Fast-processing modulation strategy for the neutral-point-clamped converter with total elimination of the low-frequency voltage oscillations in the neutral point", IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 2288-2299, Aug. 2007.
14. J. D. Barros and J. F. Silva, "Optimal predictive control of three-phase NPC multilevel converter for power quality applications", IEEE Trans. Ind. Electron., vol. 55, no. 10, pp. 3670-3681, Oct. 2008.
15. C. Wang and Y. Li, "Analysis and calculation of zero-sequence voltage considering neutral-point potential balancing in three-level NPC converters", IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2262-2271, Jul. 2010.
16. M. M. Renge and H. M. Suryawanshi, "Three-dimensional space vector modulation to reduce common-mode voltage for multilevel inverter", IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2324-2331, Jul. 2010.
17. Z. Zhi, X. Yun-xiang, H. Wei-ping, L. Jiang-yuan, and C. Lin, "A new SVPWM method for single-phase three-level NPC inverter and the control method of neutral point voltage balance", in Proc. ICEMS, 2009, pp. 1-4.
18. A. A. Boora, A. Nami, F. Zare, A. Ghosh, and F. Blaabjerg, "Voltage-sharing converter to supply single-phase asymmetrical four-level diode-clamped inverter with high power factor loads", IEEE Trans. Power Electron., vol. 25, no. 10, pp. 2507-2520, Oct. 2010.
19. S. Alepuz, S. Busquets-Monge, J. Bordonau, J. Gago, D. González, and J. Balcells, "Interfacing renewable energy sources to the utility grid using a three-level inverter", IEEE Trans. Ind. Electron., vol. 53, no. 5, pp. 1504-1511, Oct. 2006. (Pubitemid 44593500)
20. K. Hasegawa and H. Akagi, "A new dc-voltage-balancing circuit including a single coupled inductor for a three-level diode-clamped PWM inverter", in Proc. IEEE ECCE, Sep. 20-24, 2009, pp. 2153-2159.
21. A. Shukla, A. Ghosh, and A. Joshi, "Flying capacitor based chopper circuit for DC capacitors voltage balancing in diode-clamped multilevel inverter", IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2249-2261, Jul. 2010.
22. A. A. Ashaibi, S. J. Finney, B. W. Williams, and A. Massoud, "Extend the use of auxiliary circuit to start up, shut down, and balance of the modified diode clamped multilevel inverter", in Proc. 7th Int. Conf. PEDS, Nov. 27-30, 2007, pp. 1049-1053.
23. T. A. Meynard, H. Foch, P. Thomas, J. Courault, R. Jakob, and M. Nahrstaedt, "Multicell converters: Basics concepts and industry applications", IEEE Trans. Ind. Electron., vol. 49, no. 5, pp. 955-964, Oct. 2002. (Pubitemid 35250356)
24. T. A. Meynard, H. Foch, F. Forest, C. Turpin, F. Richardeau, L. Delmas, G. Gateau, and T. A. Lefeuvre, "Multicell converters: Derived topologies", IEEE Trans. Ind. Electron., vol. 49, no. 5, pp. 978-987, Oct. 2002. (Pubitemid 35250358)
25. H. du Toit Mouton, "Natural balancing of three-level neutral-point clamped PWM inverters", IEEE Trans. Ind. Electron., vol. 49, no. 5, pp. 1017-1025, Oct. 2002. (Pubitemid 35250362)
26. R. H. Wilkinson, T. A. Meynard, and H. du Toit Mouton, "Natural balance of multicell converters: The two-cell case", IEEE Trans. Power Electron., vol. 21, no. 6, pp. 1649-1657, Nov. 2006. (Pubitemid 44824210)
27. S. Pirog and R. Stala, "Selection of parameters for a balancing circuit of dc-dc and ac-ac multicell converters", in Proc. 11th Eur. Conf. Power Electron. Appl. (EPE), Dresden, Germany, Sep. 11-14, 2005, p. 910.
28. R. Stala, S. Pirog, M. Baszynski, A. Mondzik, A. Penczek, J. Czekonski, and S. Gasiorek, "Results of investigation of multicell converters with balancing circuit-Part I", IEEE Trans. Ind. Electron., vol. 56, no. 7, pp. 2610-2619, Jul. 2009.
29. R. Stala, S. Pirog, A. Mondzik, M. Baszynski, A. Penczek, J. Czekonski, and S. Gasiorek, "Results of investigation of multicell converters with balancing circuit-Part II", IEEE Trans. Ind. Electron., vol. 56, no. 7, pp. 2620-2628, Jul. 2009.
30. R. Stala, "The switch-mode flying capacitor dc/dc converters with improved natural balancing", IEEE Trans. Ind. Electron., vol. 57, no. 4, pp. 1369-1382, Apr. 2010.
31. B. P. McGrath and D. G. Holmes, "Natural capacitor voltage balancing for a flying capacitor converter induction motor drive", IEEE Trans. Power Electron., vol. 24, no. 6, pp. 1554-1561, Jun. 2009.
32. J. Rodríguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications", IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724-738, Aug. 2002.
33. R. Stala, "Individual MPPT of photovoltaic arrays with use of single-phase three-level diode-clamped inverter", in Proc. IEEE ISIE, Bari, Italy, Jul. 4-7, 2010, pp. 3456-3462.
34. S. Busquets-Monge, S. Alepuz, J. Rocabert, and J. Bordonau, "Pulsewidth modulations for the comprehensive capacitor voltage balance of n-level two-leg diode-clamped converters", IEEE Trans. Power Electron., vol. 24, no. 8, pp. 1951-1959, Aug. 2009.
35. S. Cobreces, J. Bordonau, J. Salaet, E. J. Bueno, and F. J. Rodriguez, "Exact linearization nonlinear neutral-point voltage control for single-phase three-level NPC converters", IEEE Trans. Power Electron., vol. 24, no. 10, pp. 2357-2362, Oct. 2009.
36. P. K. W. Chan, H. S.-H. Chung, and S. Y. Hui, "A generalized theory of boundary control for a single-phase multilevel inverter using second-order switching surface", IEEE Trans. Power Electron., vol. 24, no. 10, pp. 2298-2313, Oct. 2009.
37. S. Daher, J. Schmid, and F. L. M. Antunes, "Multilevel inverter topologies for stand-alone PV systems", IEEE Trans. Ind. Electron., vol. 55, no. 7, pp. 2703-2712, Jul. 2008.
38. R. Naderi and A. Rahmati, "Phase-shifted carrier PWM technique for general cascaded inverters", IEEE Trans. Power Electron., vol. 23, no. 3, pp. 1257-1269, May 2008. (Pubitemid 351756701)
39. J. I. Leon, R. Portillo, L. G. Franquelo, S. Vazquez, J. M. Carrasco, and E. Dominguez, "New space vector modulation technique for single-phase multilevel converters", in Proc. IEEE ISIE, Jun. 4-7, 2007, pp. 617-622.
40. B. Ge, F. Z. Peng, A. T. de Almeida, and H. Abu-Rub, "An effective control technique for medium-voltage high-power induction motor fed by cascaded neutral-point-clamped inverter", IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2659-2668, Aug. 2010.
41. B. P. McGrath and D. G. Holmes, "A general analytical method for calculating inverter DC-link current harmonics", IEEE Trans. Ind. Appl., vol. 45, no. 5, pp. 1851-1859, Sep./Oct. 2009.
42. R. Stala, "Testing of the grid-connected photovoltaic systems using FPGA-based real-time model", in Proc. 13th Int. Power Electron. Motion Control Conf., Poznan, Poland, Sep. 1-3, 2008, pp. 1852-1858.
43. J. Selvaraj and N. A. Rahim, "Multilevel inverter for grid-connected PV system employing digital PI controller", IEEE Trans. Ind. Electron., vol. 56, no. 1, pp. 149-158, Jan. 2009.
44. N. A. Rahim and J. Selvaraj, "Multistring five-level inverter with novel PWM control scheme for PV application", IEEE Trans. Ind. Electron., vol. 57, no. 6, pp. 2111-2123, Jun. 2010.
45. D. A. Ruiz-Caballero, R. M. Ramos-Astudillo, S. A. Mussa, and M. L. Heldwein, "Symmetrical hybrid multilevel dc-ac converters with reduced number of insulated dc supplies", IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2307-2314, Jul. 2010.
46. H. Radermacher, B. D. Schmidt, and R. W. De Doncker, "Determination and comparison of losses of single phase multi-level inverters with symmetric supply", in Proc. 35th Annu. IEEE Power Electron. Spec. Conf., Aachen, Germany, 2004, pp. 4428-4433.
47. A. Bendre, R. Cuzner, and S. Krstic, "Three-level converter system", IEEE Ind. Appl. Mag., vol. 15, no. 2, pp. 12-23, Mar./Apr. 2009.
48. E. P. Wiechmann, P. Aqueveque, R. Burgos, and J. Rodríguez, "On the efficiency of voltage source and current source inverters for high-power drives", IEEE Trans. Ind. Electron., vol. 55, no. 4, pp. 1771-1782, Apr. 2008. (Pubitemid 351585991)