A priority based output arbiter for NoC router

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2011, Pages 1928-1931

  Chan, Cheng Hao ^a   Tsai, Kun Lin ^b   Lai, Feipei ^a   Tsai, Shun Hung ^c  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b TUNGHAI UNIVERSITY   (Taiwan)

^c NATIONAL TAIPEI UNIVERSITY OF TECHNOLOGY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

AREA OVERHEAD; HOT-SPOT TRAFFIC; NETWORK ON CHIP; NOC DESIGN; ON CHIP COMMUNICATION; PRIORITY-BASED; ROUTER DESIGN; SIMULATION RESULT;

ASYNCHRONOUS SEQUENTIAL LOGIC; DESIGN; NETWORKS (CIRCUITS); VLSI CIRCUITS;

ROUTERS;

EID: 79960875095     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2011.5937966     Document Type: Conference Paper

References (12)

1. L. Benini and G. D. Micheli, Networks on Chips: Technology and Tools. Morgan Kaufmann, 2006.
2. S. Kumar, A. Jantsch, J. P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, and A. Hemani, "A network on chip architecture and design methodology," in IEEE Symposium on VLSI, 2002, pp. 105-112.
3. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann.
4. Z. Song, G. Ma, and D. Song, "A noc-based high performance deadlock avoidance routing algorithm," in International Multisymposiums on Computer and Computational Sciences, Oct. 2008, pp. 140-143.
5. R. Ramanujam, V. Soteriou, B. Lin, and L.-S. Peh, "Design of a high-throughput distributed shared-buffer noc router," in ACM/IEEE International Symposium on Networks-on-Chip (NoCS), May 2010, pp. 69-78.
6. M. Daneshtalab, A. Pedram, M. H. Neishaburi, M. Riazat, A. Afzalikusha, and S. Mohammadi, "Distributing congestions in noc through a dynamic routing algorithm based on input and output selections," in Proc. of International Conference on VLSI Design, Jan. 2007, pp. 546-550.
7. X.-J. Zhu, H.-B. Zeng, K. Huang, and G. Zhang, "Round-robin based scheduling algorithm for fifo iq switch," in IEEE Proc. of International Conference on Networking Sensing and Control, Apr. 2008, pp. 46-51.
8. R. Mullins, A. West, and S. Moore, "Low-latency virtual -channel routers for on-chip networks," in Proc. of International Symposium on Computer Architecture, Jun. 2004, pp. 188-197.
9. D. Bertozzi and L. Benini, "Xpipes: a network-on-chip architecture for gigascale systems-on-chip," IEEE Circuits and Systems Magazine, vol. 4, no. 2, pp. 18-31, 2004.
10. L. S. Peh and W. J. Dally, "A delay model and speculative architecture for pipelined routers," in Proc. of International Symposium on High- Performance Computer Architecture, 2001, pp. 255-266.
11. K. Yalamanchili, A. Pasalapudi, A. Dargar, S. Mehrotra, and H. Ved, "Evaluation of performance optimal tree based application specific network on chip architecture," in Proc. of Advance Computing Conference, Mar. 2009, pp. 620-623.
12. H. N. Nguyen, V. D. Ngo, and H. W. Choi, "Realization of video object plane decoder on on-chip network architecture," in Proc. of International Conference on Embedded Software and Systems, Dec. 2005.