Visual spike-based convolution processing with a cellular automata architecture

Proceedings of the International Joint Conference on Neural Networks

Volumn , Issue , 2010, Pages

  Rivas Perez M ^a   Linares Barranco, A ^a   Cerda J ^b   Ferrando, N ^b   Jimenez G ^a   Civit, A ^a  

^a UNIVERSITY OF SEVILLE   (Spain)

^b UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CONVOLUTION; PROBLEM SOLVING; SIGNAL PROCESSING;

ADDRESS-EVENT REPRESENTATION; CELLULAR AUTOMATONS; CIRCUIT IMPLEMENTATION; CONVOLUTION FILTERS; NEUROMORPHIC; SENSOR SIGNALS; SENSORY SYSTEM; SIGNAL-PROCESSING; SYSTEM SIGNALS; VISION PROCESSING;

CELLULAR AUTOMATA;

EID: 79959465861     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2010.5596924     Document Type: Conference Paper

References (13)

1. J. von Neumann, "The Theory of Self-reproducing Automata", A. Burks, ed., Univ. of Illinois Press, Urbana, IL, 1966.
2. A. Burks (ed). Essays on Cellular Automata. Univ. Illinois Press. 1970.
3. U. Pesavento. An implementation of von Neumann's self-reproducing machine. Artificial Life, Vol. 2, pp. 337-354, 1995.
4. M. Sivilotti, "Wiring Considerations in analog VLSI Systems with Application to Field-Programmable Networks", Ph.D. Thesis, California Institute of Technology, Pasadena CA, 1991.
5. A. Cohen et aI. , Report to the National Science Foundation: Workshop on Neuromorphic Engineering, Telluride, Colorado, USA, June-July 2006. [www.ine-web.org]
6. M. Mahowald. "VLSI Analogs of Neuronal Visual Processing: A Synthesis of Form and Function". Ph.D. Thesis. California Institute of Technology, Pasadena, California 1992.
7. C. Farabet, C. Poulet, J. Y. Han, Y. LeCun. "CNP: An FPGA-based Processor for Convolutional Networks". International Conference on Field Programmable Logic and Applications, 2009. FPL 2009.
8. A. Linares-Barranco, R. Paz, F. Gómez-Rodríguez, A. Jiménez, M. Rivas, G. Jiménez and A. Civit "FPGA Implementations comparison of Neuro-Cortical inspired Convolution Processors for Spiking Systems". Lecture Notes in Computer Science Vol. 5517, pp.97-105, 2009.
9. N. Farrig, F. Mamalet, S. Roux, F. Yang, M. Paindavoine. "Design of a Real-Time Face Detection Parallel Architecture Using High-Level Synthesis". Hindawi Publishing Corporation. EURASIP Journal on Embedded Systems. Vol. 2008, id 938256, doi:10.1155/2008/938256
10. F. Gomez-Rodriguez, R. Paz, A. Linares-Barranco, M. Rivas, L. Miró, G. Jimenez, A. Civit. "AER tools for Communications and Debugging". Proceedings of the IEEE ISCAS 2006, Kos, Greece. May 2006.
11. K. A. Boahen. "Communicating Neuronal Ensembles between Neuromorphic Chips". Neuromorphic Systems. Kluwer Academic Publishers, Boston 1998.
12. Lichtsteiner, P.; Posch, C.; Delbruck, T. "A 128x 128 120 dB 15 μs Latency Asynchronous Temporal Contrast Vision Sensor". IEEE Journal of Solid-State Circuits, IEEE Journal, Vol 43, Issue 2, pp. 566-576, Feb. 2008.
13. A. Linares-Barranco, G. Jimenez-Moreno, A. Civit-Ballcels, and B. Linares-Barranco. "On Algorithmic Rate-Coded AER Generation". IEEE Transaction on Neural Network, Vol. 17, No. 3, pp. 771-788, May, 2006.