메뉴 건너뛰기




Volumn , Issue , 2010, Pages

Building blocks for spikes signals processing

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL ARITHMETIC; INFORMATION USE; SIGNAL PROCESSING;

EID: 79959440034     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2010.5596845     Document Type: Conference Paper
Times cited : (23)

References (19)
  • 1
    • 38849206826 scopus 로고    scopus 로고
    • A 128x128 120dB 15 us Asynchronous Temporal Contrast Vision Sensor
    • Feb
    • P. Lichtsteiner, et al. "A 128x128 120dB 15 us Asynchronous Temporal Contrast Vision Sensor". IEEE Journal on Solid-State Circuits, vol. 43, No 2, Feb-2008.
    • (2008) IEEE Journal on Solid-State Circuits , vol.43 , Issue.2
    • Lichtsteiner, P.1
  • 2
    • 33847616026 scopus 로고    scopus 로고
    • AER EAR: A Matched Silicon Cochlea Pair with Address Event Representation Interface
    • Jan.
    • Chan, V. et al,, "AER EAR: A Matched Silicon Cochlea Pair With Address Event Representation Interface". IEEE Transactions on Circuits and Systems I: Regular Papers, Volume 54, Issue 1, Jan. 2007
    • (2007) IEEE Transactions on Circuits and Systems I: Regular Papers , vol.54 , Issue.1
    • Chan, V.1
  • 3
    • 48949116215 scopus 로고    scopus 로고
    • On Real-Time AER 2-D Convolutions Hardware for Neuromorphic Spike-Based Cortical Processing
    • July
    • R. Serrano-Gotarredona, et al.. "On Real-Time AER 2-D Convolutions Hardware for Neuromorphic Spike-Based Cortical Processing. IEEE Transactions on Neural Networks, Vol. 19, No 7. July-2008.
    • (2008) IEEE Transactions on Neural Networks , vol.19 , Issue.7
    • Serrano-Gotarredona, R.1
  • 5
    • 34047217409 scopus 로고    scopus 로고
    • Adaptive WTA with an Analog VLSI Neuromorphic Learning Chip
    • March
    • P. Hafliger. "Adaptive WTA with an Analog VLSI Neuromorphic Learning Chip". IEEE Transactions on Neural Networks, vol. 18, No 2,. March-2007.
    • (2007) IEEE Transactions on Neural Networks , vol.18 , Issue.2
    • Hafliger, P.1
  • 6
    • 33244465845 scopus 로고    scopus 로고
    • A VLSI Array of Low-Power Spiking Neurons and Bistables Synapses with Spike-Timig Dependant Plasticity
    • Jan
    • G. Indiveri, et al. "A VLSI Array of Low-Power Spiking Neurons and Bistables Synapses with Spike-Timig Dependant Plasticity". IEEE Transactions on Neural Networks, vol. 17, No 1. Jan-2006.
    • (2006) IEEE Transactions on Neural Networks , vol.17 , Issue.1
    • Indiveri, G.1
  • 13
    • 70349253937 scopus 로고    scopus 로고
    • CAVIAR: A 45k-neuron, 5M-synapse AER Hardware Sensory-Processing- Learning-Actuating System for High-Speed Visual Object Recognition and Tracking
    • Sept.
    • R. Serrano-Gotarredona, et al., "CAVIAR: A 45k-neuron, 5M-synapse AER Hardware Sensory-Processing-Learning-Actuating System for High-Speed Visual Object Recognition and Tracking," IEEE Trans. on Neural Networks, Volume 20, Issue 9, Sept. 2009 Pags.: 1417-1438
    • (2009) IEEE Trans. on Neural Networks , vol.20 , Issue.9 , pp. 1417-1438
    • Serrano-Gotarredona, R.1
  • 14


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.