An ultralow-power 10-Gbits/s LVDS output driver

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 57, Issue 1, 2010, Pages 262-269

  Abugharbieh, Khaldoon ^a,b   Krishnan, Shoba ^a   Mohan, Jitendra ^b   Devnath, Varadarajan ^b   Duzevik, Ivan ^b  

^a Department of Computer Science and Engineering   (United States)

^b NATIONAL SEMICONDUCTOR CORPORATION   (United States)

Author keywords

Impedance matching; Low power; Low voltage differential signaling (LVDS); Output drivers

Indexed keywords

BISMUTH ALLOYS; DATA TRANSFER; ENERGY GAP; IMPEDANCE MATCHING (ELECTRIC);

HIGH-SPEED DATA TRANSFER; LOW POWER; LOW VOLTAGE DIFFERENTIAL SIGNALING; OUTPUT DRIVERS; PEAK-TO-PEAK JITTER; RETURN-LOSS PERFORMANCE; SIGE BICMOS TECHNOLOGY; VOLTAGE-MODE OUTPUT DRIVERS;

SI-GE ALLOYS;

EID: 79958733748     PISSN: 15498328     EISSN: 15580806     Source Type: Journal    
DOI: 10.1109/TCSI.2009.2015721     Document Type: Article

References (10)

1. "LVDS Owner's Manual, Design Guide, " 4th ed. Nat. Semicond., Santa Clara, CA, 2008.
2. H.-C. Chow and W.-W. Sheen, "Low power LVDS circuit for serial data communications, " in Proc. Int. Symp. Intell. Signal Process. Commun. Syst., 2005, pp. 293-296.
3. M. Hedberg, T. Haulin, H.-C. Chow, and W.-W. Sheen, "I/O family with 200 mV to 500 mV supply voltage, " in Proc. 44th IEEE Int. Solid- State Circuits Conf., 1997, pp. 340-341.
4. Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits, Standard ANSI/TIA/EIA-644 1995, March 1996, Telecommunications Industry Association, Arlington, VA.
5. M. Alioto and G. Palumbo, "CML and ECL: Optimized design and comparison, " IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 44, no. 11, pp. 1330-1341, Nov. 1999.
6. Q. Tang, Q. Yin, and J. Wu, "Low power LVDS driver used in ADC systems, " in Proc. 8th Int. Conf. Solid-State Integr. Circuit Technol., 2006, pp. 1664-1666.
7. D. Varadarajan and A. Segervall, "Tuning control for a PVT-compensating tunable impedance circuit, " U.S. Patent 7 301 366, Nov. 27, 2007.
8. G. Esch Jr. and T. Chen, "Near-linear CMOS I/O driver with less sensitivity to process, voltage, and temperature variations, " IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 11, pp. 1253-1257, Nov. 2004.
9. T. E. Collins and S. I. Long, "Design of high-speed bipolar flip-flops for reduced clock loading, " Electron. Lett., vol. 42, no. 6, pp. 329-331, Mar. 16, 2006.
10. Jitter Fundamentals: The Reference Standard for Signal Integrity Analysis WAVECREST.