Address-event communication using token-ring mutual exclusion

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2011, Pages 99-108

  Imam, Nabil ^a   Manohar, Rajit ^a  

^a Cornell University ^*  (United States)

Author keywords

Address Event Representation; AER; Interconnection Networks; Neuromorphic Chips

Indexed keywords

INTERCONNECTION NETWORKS (CIRCUIT SWITCHING); INTERNET PROTOCOLS;

ADDRESS-EVENT REPRESENTATION; INTERCONNECTION-NETWORK; LARGE-SCALES; MUTUAL EXCLUSIONS; NEURAL ACTIVITY; NEUROMORPHIC CHIPS; NEUROMORPHIC SYSTEMS; TOKEN RINGS; TRANSMITTER CIRCUITS;

NEURONS;

EID: 79958238217     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2011.20     Document Type: Conference Paper

References (17)

1. C. Mead, "Neuromorphic electronic systems," Proceedings of the IEEE, vol. 78, pp. 1629-1636, Oct. 1990.
2. C. Mead, Analog VLSI and neural systems. Boston, MA, USA: Addison-Wesley Longman Publishing Co., Inc., 1989.
3. E. Culurciello and A. Andreou, "A comparative study of access topologies for chip-level address-event communication channels," Neural Networks, IEEE Transactions on, vol. 14, no. 5, pp. 1266-1277, 2003.
4. Y. Dan and M.-M. Poo, "Spike timing-dependent plasticity: From synapse to perception," Physiol Rev 86:1033-1048, 2006. (Pubitemid 44033388)
5. A.S.Tanenbaum, Computer Networks. Upper Saddle River,NJ: Prentice-Hall, 1996.
6. J. Lazzaro, J. Wawrzynek, M. Mahowald, M. Sivilotti, and D. Gillespie, "Silicon auditory processors as computer peripherals," Neural Networks, IEEE Transactions on, vol. 4, pp. 523-528, May 1993.
7. K. Boahen, "Point-to-point connectivity between neuromorphic chips using address events," Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol. 47, pp. 416-434, May 2000.
8. J. Georgiou and A. Andreou, "High-speed, address-encoding arbiter architecture," Electronics Letters, vol. 42, no. 3, pp. 170-171, 2006.
9. R. Manohar, M. Nystrom, and A. J. Martin, "Precise exceptions in asynchronous processors," in Proceedings of the 2001 Conference on Advanced Research in VLSI, ARVLSI '01, (Washington, DC, USA), pp. 16-, IEEE Computer Society, 2001.
10. K. Boahen, "A burst-mode word-serial address-event link-i: transmitter design," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 51, no. 7, pp. 1269-1280, 2004.
11. K. M. Chandy and J. Misra, Parallel Program Design: A Foundation. Reading, Massachusetts: Addison Wesley Publishing Company, Inc., 1988.
12. A. J. Martin, "Distributed mutual exclusion on a ring of processes," Sci. Comput. Program., vol. 5, pp. 265-276, October 1985.
13. A. J. Martin, "Compiling communicating processes into delay-insensitive vlsi circuits," tech. rep., Pasadena, CA, USA, 1986.
14. R. Manohar, "An analysis of reshuffled handshaking expansions," in Asynchronous Circuits and Systems, 2001. ASYNC 2001. Seventh International Symposium on, 2001.
15. A. J. Martin, "Asynchronous datapaths and the design of an asynchronous adder," tech. rep., Pasadena, CA, USA, 1991.
16. C. A. R. Hoare, "Communicating sequential processes," Communications of the ACM, vol. 21, no. 8, pp. 666-677, 1978.
17. A. J. Martin, "Programming in VLSI: From communicating processes to delay-insensitive circuits," in Developments in Concurrency and Communication, UT Year of Programming Series (C. A. R. Hoare, ed.), pp. 1-64, Addison-Wesley, 1990.