A Comparative Study of Access Topologies for Chip-Level Address-Event Communication Channels

IEEE Transactions on Neural Networks

Volumn 14, Issue 5, 2003, Pages 1266-1277

  Culurciello, Eugenic ^a   Andreou, Andreas G ^a  

^a Johns Hopkins University   (United States)

Author keywords

Accent topologies; Address event; ALOHA; Bio inspired systems; Inter chip communication

Indexed keywords

ELECTRIC POWER UTILIZATION; IMAGE CODING; MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; SCANNING; TOPOLOGY; VLSI CIRCUITS;

ADDRESS EVENT REPRESENTATION (AER); INTER-CHIP COMMUNICATION;

COMMUNICATION CHANNELS (INFORMATION THEORY);

EID: 0242573716     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNN.2003.816385     Document Type: Article

References (25)

1. H. B. Barlow, MIT Press, Cambridge, MA, 1961.
2. C. A. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.
3. A. Mortara and E. Vittoz, "A communication architecture tailored for analog VLSI artificial nenral networks: Intrinsic performance and limitations," IEEE Trans. Neural Networks, vol. 5, pp. 459-466, May 1994.
4. K. A. Boahen, "Point-to-point connectivity between neuromorphic chips using address events," IEEE Trans. Circuits Syst. II, vol. 47, pp. 416-434, May 2000.
5. L. M. Reyneri, On the Performance of Pulsed and Spiking Neurons. Boston, MA: Kluwer, 2002, vol. 30, pp. 101-119.
6. A. Apsel and A. G. Andreou, "Quality of data reconstruction using stochastic encoding and an integrating receiver," in Proc. 43rd Midwest Symp. Circuits Systems, Ames, MI, Aug. 2000, Best Student Paper Award, pp. 183-186.
7. M. A. Mahowald, "VLSI Analogs of Neuronal Visual Processing: A Synthesis of Form and Function," Ph.D. dissertation, California Inst. Technol., Pasadena, 1992.
8. M. Sivilotti, "Wiring Considerations in Analog VLSI Systems With Applications to Field Programmable Networks," Ph.D. dissertation, California Inst. Technol., Pasadena, 1991.
9. J. Lazzaro, J. Wawrzynek, M. Mahowald, M. Sivilotti, and D. Gillespie, "Silicon auditory processors as computer peripherals," IEEE Trans. Neural Networks, vol. 4, pp. 523-528, May 1993.
10. A. Apsel and A. G. Andreou, "An analysis of data reconstruction efficiency using stochastic encoding and an integrated receiver," IEEE Trans. Circuits Syst., submitted for publication.
11. C. S. Li, K. N. Sivarajan, and D. G. Messerschmitt, "Statistical analysis of timing rules for high-speed synchronous VLSI systems," IEEE Trans. VLSI Syst., vol. 7, pp. 477-482, Dec. 1999.
12. A. F. Murray, D. Del Corso, and L. Tarassenka, "Pulse-stream VLSI neural networks mixing analog and digital techniques," IEEE Trans. Neural Networks., vol. 2, pp. 193-204, Mar. 1991.
13. E. Culurciello, R. Etienne-Cummings, and K. A. Boahen, "A biamorphic digital image sensor," IEEE J. Solid-State Circuits, vol. 38, pp. 281-294, Feb. 2003.
14. A. S. Tanenbaum, Computer Networks. Upper Saddle River, NJ: Prentice-Hall, 1996.
15. M. Barbaro, P. Y. Burgi, A. Mortara, P. Nussbaum, and F. Heitger, "A 100 × 100 pixel silicon retina for gradient extraction with steering filter capabilities and temporal output coding," IEEE J. Solid-State Ciruits, vol. 37, pp. 160-172, Feb. 2002.
16. K. A. Bonhen, Communicating Neuronal Ensembles Between Neuromorphic Chips, Neuromoirphic Systems Engineering. Boston, MA: Kluwer, 1998, ch. 11, pp. 229-261.
17. G. E. Keiser, Local Area Networks. New York: McGraw-Hill, 1989.
18. A. Mortara, E. Vittoz, and P. Venier, "A communication scheme for analog VLSI perceptive systems," IEEE J. Solid-State Circuits, vol. 30, pp. 660-669, June 1995.
19. M. Movin, A. Abusland, and T. Lande, "A VLSI communication architecture for stochastically pulse-encoded analog signals," in ISCAS 1996, vol. 3, Atlanta, GA, 1996, pp. 401-404.
20. P. Furth and A. G. Andreou, "A design framework for low power analog filter banks," IEEE Trans. Circuits Syst. I, vol. 42, pp. 966-971, Nov. 1995.
21. G. Cauwenberghs, N. Kumar, W. Himmelbauer, and A. G. Andreou, "An analog VLSI chip with asynchronous interface for auditory feature extraction," IEEE Trans. Circuits Syst. II, vol. 45, pp. 600-606, May 1998.
22. Z. Kalayjian and A. G. Andreou, "Asynchronous communication of 2d motion information using winner-take-all arbitration," J. Analog Integrated Circuits Signal Processing, vol 103-109, p. 13, Mar./Apr. 1997.
23. L. Kleinrock, Queueing Systems. New York: Wiley, 1976, vol. 1-2.
24. D. Gross and C. M. Harris, Fundamentals of Queueing Theory. New York: Wiley, 1998.
25. K. Yang, T. Lin, and Y. Ke, "A scalable 32 gb/s parallel data transceiver with on-chip timing calibration circuits," in Proc. 2000 Int. Conf. Solid-State Circuits, Feb. 2000.