8-bit asynchronous wave-pipelined RSFQ Arithmetic-Logic Unit

IEEE Transactions on Applied Superconductivity

Volumn 21, Issue 3 PART 1, 2011, Pages 847-851

  Filippov, T ^a   Dorojevets, M ^b   Sahu, A ^a   Kirichenko, A ^a   Ayala, C ^b   Mukhanov, O ^a  

^a HYPRES INC   (United States)

^b Stony Brook University   (United States)

Author keywords

Adder; ALU; Microprocessor; RSFQ; SFQ; Timing

Indexed keywords

ALU; MICROPROCESSOR; RSFQ; SFQ; TIMING;

EID: 79957950785     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2010.2103918     Document Type: Conference Paper

References (17)

1. W. Anacker, "Josephson computer technology: An IBM research project,"IBM Journal of Research and Development, vol. 24, no. 2, pp. 107-112, Mar. 1980.
2. K. Likharev and V. Semenov, "RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz clock-frequency digital systems,"IEEE Trans. Appl. Supercond., vol. 1, pp. 3-28, Mar. 1991.
3. O. A. Mukhanov, S. V. Rylov, V. K. Semenov, and S. V. Vyshenskii, "RSFQ logic arithmetic,"IEEE Trans. Magn., vol. MAG-25, no. 2, pp. 857-860, Mar. 1989.
4. T. Sterling, "A design analysis of a hybrid technology multithreaded architecture for petaflops scale computation,"in Proc. of International Conference on Supercomputing, 1999, pp. 386-296.
5. P. Bunyk, M. Leung, J. Spargo, and M. Dorojevets, "FLUX-1 RSFQ microprocessor,"IEEE Trans. Appl. Supercond., vol. 13, no. 1, p. 433, 2003.
6. A. Fujimaki, M. Tanaka, T. Yamada, Y. Yamanashi, H. Park, and N. Yoshikawa, "Bit-serial single flux quantum microprocessor CORE,"IEICE Trans. Electron., vol. E91-C, pp. 342-349, Mar. 2008.
7. HYPRES' Design Rules [Online]. Available: http://www.hypres.com
8. J. Y. Kim, S. Kim, and J. Kang, "Construction of an RSFQ 4-bit ALU with half adder cells,"IEEE Trans. Appl. Supercond., vol. 15, no. 1, p. 308, 2005.
9. P. Kogge and H. S. Stone, "A parallel algorithm for the efficient solution of a general class of recurrence equations,"IEEE Trans. Computers, vol. C-22, no. 8, pp. 786-793, Aug. 1973.
10. P. Bunyk and P. Litskevitch, "Case study in RSFQ design: Fast pipelined 32-bit adder,"IEEE Trans. Appl. Supercond., pp. 3714-3720, June 1999.
11. M. Dorojevets, C. Ayala, and A. Kasperek, "Development and evaluation of design techniques for high-performance wave-pipelined wide datapath RSFQ processors,"in Proc. of the 12th Intl Superconductive Electronics Conference (ISEC '09), Fukuoka, Japan, June 16-19, 2009.
12. W. P. Burleson, M. Ciesielski, F. Klass, and W. Liu, "Wave pipelining: A tutorial and research survey,"IEEE VLSI Syst., vol. 6, pp. 464-474, Sep. 1998. (Pubitemid 128745506)
13. M. Dorojevets, C. Ayala, and A. Kasperek, "Data-flow microarchitecture for wide datapath RSFQ processors: Design study,"IEEE Trans. Appl. Supercond, submitted for publication.
14. S. Polonsky, P. Shevchenko, A. Kirichenko, D. Zinoviev, and A. Rylyakov, "PSCAN'96: New software for simulation RSFQ circuits,"IEEE Trans. Appl. Supercond., vol. 7, no. 2, pp. 2685-2689, June 1997.
15. S. V. Polonsky, V. K. Semenov, and A. F. Kirichenko, "Single flux quantum B flip-flop and its possible applications,"IEEE Trans. Appl. Supercond., vol. 4, no. 1, p. 9, 1994.
16. S. Kaplan, A. Kirichenko, O. Mukhanov, and S. Sarwana, "A prescaler circuit for a superconductive time-to-digital converter,"IEEE Trans. Appl. Sup., vol. 11, no. 1, p. 513, 2000.
17. T. V. Filippov, S. V. Pflyuk, V. K. Semenov, and E. B. Wikborg, "Encoders and decimation filters for superconductor oversampling ADCs,"IEEE Trans. Appl. Supercond., vol. 11, pp. 545-549, Mar. 2001. (Pubitemid 32513194)