Case study in rsfq design: fast pipelined parallel adder

IEEE Transactions on Applied Superconductivity

Volumn 9, Issue 2 PART 3, 1999, Pages 3714-3720

  Bunyk, Paul ^a   Litskevitch, Peter ^a  

^a STONY BROOK UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CARRY LOGIC; COMPUTER SIMULATION; FABRICATION; FLIP FLOP CIRCUITS; GATES (TRANSISTOR); JOSEPHSON JUNCTION DEVICES; PIPELINE PROCESSING SYSTEMS;

CARRY LOOKAHEAD ADDER DESIGN; RAPID SINGLE FLUX QUANTUM LOGIC;

ADDERS;

EID: 0032646032     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/77.783835     Document Type: Article

References (19)

1. K. Likharev and V. Semenov, "RSFQ logic/memory family: a new Josephson junction technology for sub-teraherz clock frequency digital systems," IEEE Trans, on Appl. Supercond., vol. 1, pp. 3-28, Mar. 1991.
2. G. Gao, K. K. Likharev, P. C. Messina, and T. L. Sterling, "Hybrid technology multithreaded architecture," in Proc. Frontiers'96, (Annapolis, MD), pp. 98-105, 1996.
3. M. Dorojevets, P. Bunyk, D. Zinoviev, and K. Likharev, ""COOL-0": Design of an RSFQ subsystem for petaflops computing." Report ETE-04 at ASC'98, in press, Sept. 1998.
4. R. Brent and H. Kung, "A Regular Layout for Parallel Adders," IEEE Transactions on Computers, vol. C-31, pp. 260-264, March 1982.
5. P.M. Kogge and H. S. Stone, "A Parallel Algorithm for the efficient Solution of a General Class of Recurrence Equations," IEEE Transactions on Computers, vol. C-22, pp. 786-792, August 1973.
6. T. Han and D. A. Carlson, "Fast Area-Efficient VLSI Adders," in Proc. 8th IEEE Symposium on Computer Arithmetic, 1987.
7. P. Bunyk, A. Y. Kidiyarova-Shevchenko, and P. Litskevitch, "RSFQ microprocessor: New design approaches," IEEE Trans, on Appl. Supercond., vol. 7, pp. 2697-2704, June 1997.
8. (8] V. Semenov, Y. Polyakov, 'and A. Ryzhikh, "Decimation filters based on RSFQ logic/memory cells," in 6th Int'l Supercond. Electronics Con}. Extended s, (Berlin, Germany), pp. 344-346, June 1997.
9. K. Gaj, E. Friedman, and M. Feldman, "Timing of multigigahertz rapid single flux quantum digital circuits," Journal of VLSI Signal Processing Systems for Signal Image and Video Technology, vol. 16, pp. 247-276, June 1997.
10. S. Polonsky, J.-C. Lin, and A. Rylyakov, "RSFQ arithmetic blocks for DSP applications," Applied Superconductivity, vol. 5, pp. 2823-2826, June 1995.
11. H. Toepfer, T. Harnisch, J. Kunert, S. Lange, and H. Uhlmann, "Formal description of the functional behavior of RSFQ logic circuits for design and optimization purposes," IEEE Trans. on Appl. Supercond., vol. 7, pp. 3630-3633, June 1997.
12. K. Gaj, C.-H. Cheah, E. Friedman, and M. Feldman, "Functional modeling of RSFQ circuits using Verilog HDL," IEEE Trans, on Appl. Supercond., vol. 7, pp. 3151-3154, June 1997.
13. F. Zhang and D. Y. Zinoviev Private communication, contact dmitry@pavel.physics.sunysb.edu, 1998.
14. "HYPRES design rules." Available from HYPRES, Inc., 175 Clearbrook Rd., Elmsford, NY, 10523.
15. P. Shevchenko. Julia: Josephson junction circuit simulator. The source code is available from P. Shevchenko (pavel@laura.physics.sunysb.edu) under the conditions of Gnu Public License (GPL), December 1997.
16. S. Polonsky, V. Semenov, and P. Shevchenko, "PSCAN: Personal superconductor circuit analyzer," Supercond. Sci. Technol., vol. 4, pp. 667-670, 1991.
17. A. Rylyakov and K. Likharev, "Pulse jitter and timing errors in RSFQ circuits." Report EID-03 at ASC'98, in press, Sept. 1998.
18. T. Filippov, V. Semenov, and K. Likharev, "Signal resolution of SFQ comparators," Applied Superconductivity, vol. 5, pp. 2240-2243, June 1995.
19. D. Zinoviev, G. Sazaklis, L. Wittie, S. Yorozu, and K. Likharev, "CNET: RSFQ switching network for petaflops computing," Technical Report 08, SUNY at Stony Brook HTMT RSFQ Group, Oct. 1998.