-
1
-
-
79957495411
-
-
Samsung Electronics. K9WAG08U1A/K9K8G08U0A/K9NBG08U5A Flash Memory Datasheet
-
Samsung Electronics. K9WAG08U1A/K9K8G08U0A/K9NBG08U5A Flash Memory Datasheet.
-
-
-
-
3
-
-
67650083317
-
Gordon: Using flash memory to build fast, power-efficient clusters for data-intensive applications
-
DC, USA
-
Caulfield A M, Grupp L M, Swanson S. Gordon: using flash memory to build fast, power-efficient clusters for data-intensive applications. In: Proc of ASPLOS'09. Washington, DC, USA, 2009.
-
(2009)
Proc of ASPLOS'09. Washington
-
-
Caulfield, A.M.1
Grupp, L.M.2
Swanson, S.3
-
4
-
-
77952934358
-
Hydra: A block-mapped parallel flash memory solid-state disk architecture
-
Seong Y J, Nam E H, Yoon J H, et al. Hydra: A block-mapped parallel flash memory solid-state disk architecture. IEEE Trans Comput, 2010, 59: 905-921.
-
(2010)
IEEE Trans Comput
, vol.59
, pp. 905-921
-
-
Seong, Y.J.1
Nam, E.H.2
Yoon, J.H.3
-
5
-
-
33746728399
-
System software for flash memory: A survey
-
Seoul, Korea
-
Chung T, Park D, Park S, et al. System software for flash memory: A survey. In: Proc of the International Conference on Embedded and Ubiquitous Computing, Seoul, Korea, 2006. 394-404.
-
(2006)
Proc of the International Conference On Embedded and Ubiquitous Computing
, pp. 394-404
-
-
Chung, T.1
Park, D.2
Park, S.3
-
6
-
-
85025155936
-
A log buffer based flash translation layer using fully associative sector translation
-
Lee S, Park D, Chung T, et al. A log buffer based flash translation layer using fully associative sector translation. IEEE Trans Embed Comput Syst, 2007, 6: 18.
-
(2007)
IEEE Trans Embed Comput Syst
, vol.6
, pp. 18
-
-
Lee, S.1
Park, D.2
Chung, T.3
-
7
-
-
34548724459
-
A re-configurable FTL (flash translation layer) architecture for NAND flash based applications
-
Paris, France
-
Park S Y, Cheon W, Lee Y, et al. A re-configurable FTL (flash translation layer) architecture for NAND flash based applications. In: Proc of International Workshop on Rapid System Prototyping, Paris, France, 2007. 202-208.
-
(2007)
Proc of International Workshop On Rapid System Prototyping
, pp. 202-208
-
-
Park, S.Y.1
Cheon, W.2
Lee, Y.3
-
8
-
-
70350064457
-
KAST: K-associative sector translation for NAND flash memory in real-time systems
-
Nice, France
-
Cho H, Shin D, Eom Y. KAST: K-associative sector translation for NAND flash memory in real-time systems. In: Proc of Design, Automation and Test in Europe (DATE09), Nice, France, 2009. 507-512.
-
(2009)
Proc of Design, Automation and Test In Europe (DATE09)
, pp. 507-512
-
-
Cho, H.1
Shin, D.2
Eom, Y.3
-
9
-
-
67650783129
-
DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings
-
Washington, DC, USA
-
Gupta A, Kim Y, Urgaonkar B. DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings. In: Proc of the 14th international conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS09), Washington, DC, USA, 2009. 229-240.
-
(2009)
Proc of the 14th International Conference On Architectural Support For Programming Languages and Operating Systems (ASPLOS09)
, pp. 229-240
-
-
Gupta, A.1
Kim, Y.2
Urgaonkar, B.3
-
12
-
-
85077053697
-
Extending SSD lifetimes with disk-based write caches
-
San Jose, CA
-
Soundararajan G, Prabhakaran V, Balakrishnan M, et al. Extending SSD lifetimes with disk-based write caches. In: Proc of the Eighth USENIX Symposium on File and Storage Technologies (FAST10). San Jose, CA, 2010. 101-114.
-
(2010)
Proc of the Eighth USENIX Symposium On File and Storage Technologies (FAST10)
, pp. 101-114
-
-
Soundararajan, G.1
Prabhakaran, V.2
Balakrishnan, M.3
-
14
-
-
0001174154
-
Polynomial codes over certain finite fields
-
Reed I S, Solomon G. Polynomial codes over certain finite fields. SIAM J Appl Math, 1960, 8: 300-304.
-
(1960)
SIAM J Appl Math
, vol.8
, pp. 300-304
-
-
Reed, I.S.1
Solomon, G.2
-
16
-
-
19544382198
-
An efficient R-tree implementation over flash-memory storage systems
-
Louisiana, USA
-
Wu C H, Chang L P, Kuo T W. An efficient R-tree implementation over flash-memory storage systems. In: Proc of the 11th International Symposium on Advances in Geographic Information Systems. New Orleans, Louisiana, USA, 2003. 17-24.
-
(2003)
Proc of the 11th International Symposium On Advances In Geographic Information Systems. New Orleans
, pp. 17-24
-
-
Wu, C.H.1
Chang, L.P.2
Kuo, T.W.3
-
17
-
-
79957465098
-
-
PC traces for flash memory research. http://newslab.csie.ntu.edu.tw/flash/index.php?SelectedItem=Traces.
-
-
-
-
18
-
-
79957533320
-
-
OLTP Trace from UMass Trace Repository. http://traces.cs.umass.edu/index.php/Storage/Storage.
-
-
-
-
19
-
-
79957516228
-
-
Websearch Trace from UMass Trace Repository. http://traces.cs.umass.edu/index.php/Storage/Storage.
-
-
-
-
21
-
-
0003003638
-
A study of replacement algorithms for a virtual-storage computer
-
Belady L. A study of replacement algorithms for a virtual-storage computer. IBM Syst J, 1966, 5: 78-101.
-
(1966)
IBM Syst J
, vol.5
, pp. 78-101
-
-
Belady, L.1
|