Issues and challenges in development of massively-parallel heterogeneous MPSOCS based on adaptable ASIPs

Proceedings - 19th International Euromicro Conference on Parallel, Distributed, and Network-Based Processing, PDP 2011

Volumn , Issue , 2011, Pages 483-487

  Jozwiak, Lech ^a   Lindwer, Menno ^b  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b Silicon Hive   (Netherlands)

Author keywords

architecture synthesis; customizable ASIPs; embedded systems; heterogeneous multi processor system on chip (MPSoC); MPSoC and ASIP design automation

Indexed keywords

APPLICATION MAPPING; APPLICATION SPECIFIC INSTRUCTION SET PROCESSOR; ARCHITECTURE SYNTHESIS; ARTEMIS; COST EFFICIENCY; CUSTOMIZABLE; CUSTOMIZABLE ASIPS; DESIGN AND DEVELOPMENT; DESIGN METHOD; ELECTRONIC DESIGN AUTOMATION TOOLS; ELECTRONIC TECHNOLOGIES; EMBEDDED APPLICATION; EUROPEAN PROJECT; HETEROGENEOUS MULTI-PROCESSOR SYSTEM-ON-CHIP (MPSOC); HIGH DEMAND; INTEGRATED SYSTEMS; ISSUES AND CHALLENGES; MPSOC AND ASIP DESIGN AUTOMATION; MULTI PROCESSOR SYSTEMS; REAL-TIME COMPUTATIONS; SINGLE CHIPS; SYSTEM ARCHITECTURES;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; AUTOMATION; COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; INTEGRATED OPTICS; MICROPROCESSOR CHIPS; NETWORK ARCHITECTURE; PARALLEL PROCESSING SYSTEMS; PROGRAMMABLE LOGIC CONTROLLERS;

EMBEDDED SYSTEMS;

EID: 79955048560     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PDP.2011.55     Document Type: Conference Paper

References (8)

1. D. Densmore, A. Sangiovanni-Vincentelli, R. Passerone: A platform-based taxonomy for ESL design, IEEE Des. Test Comput, Vol. 23, No 5, 2006, pp. 359-374
2. R. Leupers and Peter Marwedel: Retargetable compiler technology for embedded systems - tools and applications, Kluwer, 2001
3. L. Jóźwiak and S.-A. Ong: Quality-driven Model-based Architecture Synthesis for Real-time Embedded SoCs, Journal of Systems Architecture, Vol. 54, No 3-4, 2008, pp. 349-368 (Pubitemid 351615327)
4. L. Jóźwiak, N. Nedjah and M. Figueroa: Modern Development Methods and Tools for Embedded Reconfigurable Systems - A Survey, Integration - the VLSI Journal, Vol. 43, No 1, 2010, pp. 1-33
5. S. Mahadevan, F. Angiolini, J. Sparso, L. Benini, J. Madsen: A Reactive and Cycle-True IP Emulator for MPSoC Exploration, IEEE Trans. on CAD, Vol. 27, No 1, 2008, pp. 109-122 (Pubitemid 350281171)
6. A. Tranberg-Hansen, J. Madsen: A Service Based Component Model for Composing and Exploring MPSoC Platforms, Proc. of the First International Symposium on Applied Science in Biomedical and Communication Technologies (ISABEL), October 2008
7. S. Murali, D. Atienza, P. Meloni, S. Carta, L. Benini, G. De Micheli, L. Raffo. "Synthesis of Predictable Networks-on-Chip Based Interconnect Architectures for Chip Multi-Processors". IEEE Transactions On VLSI, Vol. 15, No 8, 2008, pp. 869 - 880
8. F. Angiolini, P. Meloni, S. Carta, L. Benini, L. Raffo. "A Layout-Aware Analysis of Networks-on-Chip and Traditional Interconnects for MPSoCs", IEEE Transactions On Computer Aided Design, Vol. 26, 2007, pp. 421-434. (Pubitemid 46375752)