InP on SOI devices for optical communication and optical network on chip

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 7942, Issue , 2011, Pages

  Fedeli, J M ^a   Ben Bakir, B ^a   Olivier, N ^a   Grosse, Ph ^a   Grenouillet, L ^a   Augendre, E ^a   Philippe, P ^a   Gilbert, K ^a   Bordel, D ^a   Harduin, J ^a  

^a CEA GRENOBLE   (France)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS CIRCUITS; CMOS COMPATIBILITY; CONTINUOUS WAVE; DIRECT BONDING; DIRECT MODULATION; DIRECTLY MODULATED; HETEROSTRUCTURES; HIGH PERFORMANCE COMPUTING; HIGH-SPEED COMMUNICATIONS; INGAAS PHOTODETECTORS; INNOVATIVE DESIGN; INP; INP SUBSTRATES; MICRODISK LASER; OFF-CHIP; OFF-CHIP COMMUNICATION; OPTICAL NETWORK ON CHIP; OPTICAL NETWORKS; OPTICAL POWER; OUTPUT POWER; RING RESONATOR; ROOM TEMPERATURE; SI DEVICES; SIDE MODE SUPPRESSION RATIOS; SILICON WAVEGUIDE; SOI DEVICES; SOI WAFERS; WAFER SCALE;

CMOS INTEGRATED CIRCUITS; COMMUNICATION; COMPUTER SOFTWARE SELECTION AND EVALUATION; DESIGN; FIBER OPTIC NETWORKS; INDOOR AIR POLLUTION; INTEGRATED CIRCUITS; INTEGRATION; MICROELECTRONICS; MICROPROCESSOR CHIPS; OPTOELECTRONIC DEVICES; PHOTODETECTORS; SEMICONDUCTING SILICON COMPOUNDS; SILICA; SILICON OXIDES; SILICON WAFERS; WAFER BONDING; WAVEGUIDES;

OPTICAL COMMUNICATION;

EID: 79953706291     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.878607     Document Type: Conference Paper

References (14)

1. J.M. Fedeli et al., Advances in Optical Technologies, 412518 (2008).
2. H. Kromer, T.-Y. Liu, and P. M. Petroff, J. Cryst. Growth, 95, 96 (1989).
3. M. Kostrzewa, L. Di Cioccio, M. Zussy, J.C. Roussin, J.M. Fedeli, N. Kernevez, P. Regreny, C. Lagahe-Blanchard, B. Aspar, Sens. Act. A, 125, 411 (2006)
4. A. W. Fang, H. Park, O. Cohen, R. Jones, M. J. Paniccia, and J. E. Bowers, Opt. Express, 14, 9203 (2006).
5. X. Sun, A. Zadok, M. J. Shearn, K.A. Diest, A. Ghaffari, H.A. Atwater, A. Scherer, and A. Yariv, Opt. Lett., 34(9), 1345 (2009).
6. A. W. Fang, R. Jones, H. Park, O. Cohen, O. Raday, M. J. Paniccia, and J. E. Bowers, Opt. Express, 15, 2315 (2007).
7. A. W. Fang, E. Lively, Y.-H. Kuo, D. Liang, and J. E. Bowers, Opt. Express, 16, 4413 (2008).
8. A. Yariv and X. K. Sun, Opt. Express, 15, 9147 (2007).
9. A. Karim, et al. IEEE Photon. Technol. Lett., 12, 1438, (2000).
10. D. A. B. Miller, "Device Requirements for Optical Interconnects to Silicon Chips," Proc. IEEE, vol. 97, pp. 1166-1185 (2009).
11. J. Van Campenhout et al. "Low-footprint optical interconnect on an SOI chip through heterogeneous integration of InP-based microdisk lasers and microdetectors," IEEE Photon. Technol. Lett., vol. 21, pp. 522-524, 2009.
12. L. Grenouillet et al., "CMOS compatible contacts and etching for InP-on-silicon active devices," GFP conference, San Francisco, September 11th, 2009.
13. L. Liu et al., "III-V/silicon-on-insulator nanophotonic cavities for optical networks-on-chip," J. Nanosci. Nanotechnol., vol. 10, pp. 1461-1472, 2010
14. L. Liu et al., "200mm Wafer Scale III-V/SOI Technology for All-Optical Network-on-Chip and Signal Processing", Group IV Photonics Conference 2010, to appear in IEEE publication.