EMC2: Extending magny-cours coherence for large-scale servers

17th International Conference on High Performance Computing, HiPC 2010

Volumn , Issue , 2010, Pages

  Ros, Alberto ^a   Cuesta, Blas ^a   Ferńandez Pascual, Ricardo ^b   Gómez, María E ^a   Acacio, Manuel E ^b   Robles, Antonio ^a   García, José M ^b   Duato, José ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

^b UNIVERSITY OF MURCIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COHERENCE PROTOCOL; DIRECTORY CACHES; EVALUATION RESULTS; FILTER EFFECTIVENESS; HIGHPERFORMANCE; HYPERTRANSPORT; LARGE-SCALES; MEMORY SERVERS; PERFORMANCE; SHARED MEMORY;

PROBES;

EID: 79952779067     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HIPC.2010.5713176     Document Type: Conference Paper

References (17)

1. J. M. Owen, M. D. Hummel, D. R. Meyer, and J. B. Keller, "System and method of maintaining coherency in a distributed communication system," U.S. Patent 7069361, Jun. 2006.
2. Intel, "An introduction to the Intel QuickPath interconnect," whitepaper, Jan. 2009. [Online]. Available: http://www.intel.com/technology/ quickpath/introduction.pdf
3. InfiniBand Architecture specification release 1.2, InfiniBand Trade AssociationTM, Oct. 2004. [Online]. Available: http://www.InfiniBandta.com
4. P. Conway, N. Kalyanasundharam, G. Donley, K. Lepak, and B. Hughes, "Cache hierarchy and memory subsystem of the AMD opteron processor," IEEE Micro, vol. 30, no. 2, pp. 16-29, Apr. 2010.
5. P. Conway, "Computer system with integrated directory and processor cache," U.S. Patent 6868485, Mar. 2005.
6. SGI, "Technical advances in the SGI Altix UV architecture," whitepaper, 2009. [Online]. Available: http://www.sgi.com/pdfs/4192.pdf
7. 3Leaf Systems, "Next generation hybrid systems for HPC," whitepaper, 2009. [Online]. Available: http://www.3leafsystems.com/download/ 3leaf-wt-paper-Next-Gen-Hybrid-Sys%tems-for-HPC.pdf
8. J. Duato, F. Silla, S. Yalamanchili, B. Holden, P. Miranda, J. Underhill, M. Cavalli, and U. Brning, "Extending Hyper-Transport protocol for improved scalability," in 1st Int'l Workshop on HyperTransport Research and Applications (WHTRA), Feb. 2009, pp. 46-53.
9. R. Kota and R. Oehler, "Horus: Large-scale symmetric multi-processing for opteron systems," IEEE Micro, vol. 25, no. 2, pp. 30-40, Mar. 2005.
10. A. Agarwal, R. Simoni, J. L. Hennessy, and M. A. Horowitz, "An evaluation of directory schemes for cache coherence," in 15th Int'l Symp. on Computer Architecture (ISCA), May 1988, pp. 280-289.
11. P. Sweazey and A. J. Smith, "A class of compatible cache consistency protocols and their support by the IEEE futurebus," in 13th Int'l Symp. on Computer Architecture (ISCA), Jun. 1986, pp. 414-423.
12. P. S. Magnusson, et al, "Simics: A full system simulation platform," IEEE Computer, vol. 35, no. 2, pp. 50-58, Feb. 2002.
13. M. M. Martin, et al, "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset," Computer Architecture News, vol. 33, no. 4, pp. 92-99, Sep. 2005.
14. N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha, "GARNET: A detailed on-chip network model inside a full-system simulator," in IEEE Int'l Symp. on Performance Analysis of Systems and Software (ISPASS), Apr. 2009, pp. 33-42.
15. S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi, "Cacti 5.1," HP Labs, Tech. Rep. HPL-2008-20, Apr. 2008.
16. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The SPLASH-2 programs: Characterization and methodological considerations," in 22nd Int'l Symp. on Computer Architecture (ISCA), Jun. 1995, pp. 24-36.
17. A. R. Alameldeen and D. A. Wood, "Variability in architectural simulations of multi-threaded workloads," in 9th Int'l Symp. on High-Performance Computer Architecture (HPCA), Feb. 2003, pp. 7-18.