A FPGA core generator for embedded classification systems

Journal of Circuits, Systems and Computers

Volumn 20, Issue 2, 2011, Pages 263-282

  Anguita, Davide ^a   Carlino, Luca ^a   Ghio, Alessandro ^a   Ridella, Sandro ^a  

^a UNIVERSITY OF GENOA   (Italy)

Author keywords

Core generator; field programmable gate array; machine learning; pattern recognition; Support Vector Machine

Indexed keywords

AUTOMOTIVE APPLICATIONS; CLASSIFICATION SYSTEM; CORE GENERATOR; DIGITAL ARCHITECTURE; FPGA CORE; HARDWARE DESCRIPTIONS; MACHINE LEARNING; MACHINE VISION SYSTEMS; RECONFIGURABLE DEVICES; STATE-OF-THE-ART ALGORITHMS; USER REQUIREMENTS;

COMPUTER HARDWARE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER VISION; EMBEDDED SYSTEMS; HIGH LEVEL LANGUAGES; LOGIC GATES; RECONFIGURABLE HARDWARE; SUPPORT VECTOR MACHINES;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 79952610290     PISSN: 02181266     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0218126611007244     Document Type: Article

References (34)

1. K. A. Jain, R. P. W. Duin and J. Mao, Statistical pattern recognition: A review, IEEE Trans. Pattern Anal. Mach. Intell. 22 (2000) 4-37. (Pubitemid 32132953)
2. M. Wu, B. Schölkopf and G. Bakir, A direct method for building sparse kernel learning algorithms, J. Mach. Learn. Res. 7 (2006) 603-624. (Pubitemid 43668113)
3. K. M. Lin and C. J. Lin, A study on reduced support vector machines, IEEE Trans. Neural Netw. 14 (2003) 1449-1459.
4. X. Shao and D. Sun, Development of a new robot controller architecture with FPGABased IC design for improved high-speed performance, IEEE Trans. Ind. Informat. 3 (2007) 312-321.
5. J. M. Arnold, The architecture and development flow of the S5 software configurable processor, J. VLSI Signal Process. 47 (2007) 3-14. (Pubitemid 46675487)
6. G. Caffarena, C. Pedreira, C. Carreras, S. Bojanic and O. Nieto-Taladriz, FPGA acceleration for DNA sequencing, J. Circuits Syst. Comput. 16 (2007) 245-266.
7. C. Cortes and V. Vapnik, Support-vector networks, Mach. Learn. 27 (1995) 273-297.
8. J. Shawe-Taylor and N. Cristianini, Support Vector Machines and Other Kernel-Based Learning Methods (Cambridge University Press, 2000).
9. D. E. Rumelhart, G. E. Hinton and R. J. Williams, Learning internal representations by error propagation, Parallel Distributed Processing: Explorations in the Microstructure of Cognition 1 (1986) 318-362.
10. B. Schölkopf, K. Sung, C. Burges, F. Girosi, P. Niyogi, T. Poggio and V. Vapnik, Comparing support vector machines with Gaussian kernels to radial basis function classifiers, IEEE Trans. Signal Process. 45 (1997) 2758-2765. (Pubitemid 127766345)
11. V. Vapnik, The Nature of Statistical Learning Theory (Springer, 2001).
12. D. Anguita, A. Boni and S. Ridella, A digital architecture for support vector machines: Theory, algorithm and FPGA implementation, IEEE Trans. Neural Netw. 14 (2003) 993-1009.
13. L. Yip, K. Comanor, J. C. Chen, R. E. Hudson, K. Yao and L. Vandenberghe, Array processing for target DOA, localization and classification based on AML and SVM algorithms in sensor networks, 2nd Int. Workshop on Information Processing in Sensor Networks (2003), pp. 269-284.
14. D. J. Sebald and J. A. Bucklew, Support vector machine techniques for nonlinear equalization, IEEE Trans. Signal Process. 48 (2000) 3217-3226. (Pubitemid 32027347)
15. X. Nguyen, M. J. Wainwright and M. I. Jordan, Nonparametric decentralized detection using Kernel methods, IEEE Trans. Signal Process. 53 (2005) 4053-4066. (Pubitemid 41622539)
16. G. Zanghirati and L. Zanni, A parallel solver for large quadratic programs in training support vector machines, Parallel Comput. 29 (2003) 535-551.
17. D. Anguita, S. Pischiutta, S. Ridella and D. Sterpi, Feed-forward support vector machine without multipliers, IEEE Trans. Neural Netw. 17 (2006) 1328-1331. (Pubitemid 46445188)
18. D. Anguita, A. Ghio, S. Pischiutta and S. Ridella, A support vector machine with integer parameters, Neurocomputing 72 (2008) 480-489.
19. S. M. Rubin, Computer Aids for VLSI Design-Second Edition (Addison-Wesley, 1997).
20. J. A. G. Jess, Designing electronic engines with electronic engines: 40 years of bootstrapping of a technology upon itself, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 19 (2000) 1404-1427.
21. CORE Generator Guide (Xilinx, Inc., 2007), www.xilinx.com
22. C. S. Ananian, Reconfigurable cryptography: A hardware compiler for cryptographic applications, MIT Technical Report (1997).
23. C. H. Ho, P. H. W. Leong, K. H. Tsoi, R. Ludewig, P. Zipf, A. G. Ortiz and M. Glesner, Fly - A modifiable hardware compiler, Field-Programmable Logic and Applications (2002), pp. 5-23.
24. T. Poggio, S. Mukherjee, R. Rifkin, A. Rakhlin and A. Verri, Uncertainty in Geometric Computations, eds. J. Winkler and M. Niranjan (2002), Chap. 11.
25. T. Joachims, Text categorization with support vector machines: Learning with many relevant features, Proc. ECML-98, 10th European Conf. Machine Learning (1998), pp. 137-142. (Pubitemid 128067178)
26. C. W. Hsu and C. J. Lin, A comparison of methods for multiclass support vector machines, IEEE Trans. Neural Netw. 13 (2002) 415-425.
27. E. Alba, D. Anguita, A. Ghio and S. Ridella, Using variable neighborhood search to improve the support vector machine performance in embedded automotive applications, IEEE Int. Joint Conf. Neural Networks (2008), pp. 984-988.
28. D. Anguita, A. Ghio, S. Pischiutta and S. Ridella, A hardware-friendly support vector machine for embedded automotive applications, IEEE Int. Joint Conf. Neural Networks, IJCNN 2007, Orlando, USA (2007).
29. G. Caffarena, J. A. Lopez, G. Leyva, C. Carreras and O. Nieto-Taladriz, Architectural synthesis of fixed-point DSP datapaths using FPGAs, Int. J. Reconfig. Comput., Vol. 2009 (2009).
30. S. Wong, S. Vassiliadis and S. Cotofana, A sum of absolute differences implementation in FPGA hardware, Proc. 28th Euromicro Conf. (2002), pp. 183-188.
31. L. Carlino and E. Musciacchio, Design of FPGA-based digital signal processing architectures for machine learning algorithms in automotive applications, Master Degree Thesis (2007).
32. S. Munder and D. M. Gavrila, An experimental study on pedestrian classification, IEEE Trans. Pattern Anal. Mach. Intell. 28 (2006) 1863-1868. (Pubitemid 46405431)
33. A. Ghio and S. Pischiutta, A support vector machine based pedestrian recognition system on resource-limited hardware architectures, IEEE PRIME Conf. (2007), pp. 161-163.
34. J. Olivares, J. Hormigo, J. Villalba, I. Benavides and E. L. Zapata, SAD computation based on online arithmetic for motion estimation, Microprocessors and Microsystems 30 (2006) 250-258. (Pubitemid 43818115)