-
2
-
-
0025507283
-
Neuromorphic electronic systems
-
Oct
-
C. Mead, "Neuromorphic electronic systems," Proceedings of the IEEE, Volume 78, Issue 10 pp. 1629 - 1636, Oct 1990.
-
(1990)
Proceedings of the IEEE
, vol.78
, Issue.10
, pp. 1629-1636
-
-
Mead, C.1
-
3
-
-
34250827744
-
Implementing neural architectures using analog VLSI circuits
-
May
-
Maher, M.A.C.; Deweerth, S.P.; Mahowald, M.A.; Mead, C.A., "Implementing neural architectures using analog VLSI circuits," Circuits and Systems, IEEE Transactions on , vol.36, no.5, pp.643-652, May 1989.
-
(1989)
Circuits and Systems, IEEE Transactions on
, vol.36
, Issue.5
, pp. 643-652
-
-
Maher, M.A.C.1
Deweerth, S.P.2
Mahowald, M.A.3
Mead, C.A.4
-
5
-
-
33750334661
-
A 64x64 AER logarithmic temporal derivative silicon retina
-
no., 25-28 July
-
Lichtsteiner, P.; Delbruck, T., "A 64x64 AER logarithmic temporal derivative silicon retina," Research in Microelectronics and Electronics, 2005 PhD , vol.2, no., pp. 202-205, 25-28 July 2005.
-
(2005)
Research in Microelectronics and Electronics, 2005 PhD
, vol.2
, pp. 202-205
-
-
Lichtsteiner, P.1
Delbruck, T.2
-
6
-
-
38849206826
-
A 128x 128 120 dB 15 μs Latency Asynchronous Temporal Contrast Vision Sensor
-
Lichtsteiner, P.; Posch, C.; Delbruck, T., "A 128x 128 120 dB 15 μs Latency Asynchronous Temporal Contrast Vision Sensor," IEEE J. Solid-State Circuits, 43(2), pp. 566-576, 2008.
-
(2008)
IEEE J. Solid-State Circuits
, vol.43
, Issue.2
, pp. 566-576
-
-
Lichtsteiner, P.1
Posch, C.2
Delbruck, T.3
-
7
-
-
0003609443
-
-
Ph.D. Thesis, California Institute of Technology - Caltech, Pasadena, CA
-
M. Sivilotti, Wiring Considerations in analog VLSI Systems with Application to Field-Programmable Networks, Ph.D. Thesis, California Institute of Technology - Caltech, Pasadena, CA, 1991.
-
(1991)
Wiring Considerations in Analog VLSI Systems with Application to Field-Programmable Networks
-
-
Sivilotti, M.1
-
8
-
-
34248635722
-
A Multichip Pulse-Based Neuromorphic Infrastructure and its Application to a Model of Orientation Selectivity
-
May
-
Chicca, E.; et al., "A Multichip Pulse-Based Neuromorphic Infrastructure and its Application to a Model of Orientation Selectivity," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol.54, no.5, pp.981-993, May 2007.
-
(2007)
Circuits and Systems I: Regular Papers, IEEE Transactions on
, vol.54
, Issue.5
, pp. 981-993
-
-
Chicca, E.1
-
9
-
-
77952193031
-
A QVGA 143dB Dynamic Range Asynchronous Address-Event PWM Dynamic Image Sensor with Lossless Pixel-Level Video Compression
-
7-11 Feb.
-
Posch, C.; Matolin, D.; Wohlgenannt, R., "A QVGA 143dB Dynamic Range Asynchronous Address-Event PWM Dynamic Image Sensor with Lossless Pixel-Level Video Compression", Solid-State Circuits, 2010 IEEE International Conference on, ISSCC 2010, pp. 400-401, 7-11 Feb. 2010.
-
(2010)
Solid-State Circuits, 2010 IEEE International Conference On, ISSCC 2010
, pp. 400-401
-
-
Posch, C.1
Matolin, D.2
Wohlgenannt, R.3
-
10
-
-
51749083016
-
An asynchronous time-based image sensor
-
18-21 May
-
Posch, C.; Matolin, D.; Wohlgenannt, R., "An asynchronous time-based image sensor," Circuits and Systems, ISCAS 2008. IEEE International Symposium on, pp. 2130-2133, 18-21 May 2008.
-
(2008)
Circuits and Systems, ISCAS 2008. IEEE International Symposium on
, pp. 2130-2133
-
-
Posch, C.1
Matolin, D.2
Wohlgenannt, R.3
-
11
-
-
4043137376
-
A burst-mode word-serial address-event link-I: Transmitter design
-
Boahen, K., "A burst-mode word-serial address-event link-I: transmitter design", IEEE Trans. Circuits and Systems I: 51(7), 1269-1280, 2004.
-
(2004)
IEEE Trans. Circuits and Systems I
, vol.51
, Issue.7
, pp. 1269-1280
-
-
Boahen, K.1
-
12
-
-
70350138487
-
True correlated double sampling and comparator design for time-based image sensors
-
May
-
Matolin, D.; Posch, C.; Wohlgenannt, R.; True correlated double sampling and comparator design for time-based image sensors, ISCAS 2009. IEEE International Symposium, pp. 1269-1272, May 2009.
-
(2009)
ISCAS 2009. IEEE International Symposium
, pp. 1269-1272
-
-
Matolin, D.1
Posch, C.2
Wohlgenannt, R.3
-
13
-
-
80051985841
-
-
Aeroflex Gaisler, Leon3 Processor, http://www.gaisler.com/cms/index.php? option=com-content&task=view&id=13&Itemid=53.
-
Leon3 Processor
-
-
-
14
-
-
77956003925
-
A SPARC-Compatible General Purpose Address-Event Processor with 20-Bit 10ns-Resolution Asynchronous Sensor Data Interface in 0.18μm CMOS
-
May
-
Hofstaetter, M.; Schön, P.; Posch, C., "A SPARC-Compatible General Purpose Address-Event Processor with 20-Bit 10ns-Resolution Asynchronous Sensor Data Interface in 0.18μm CMOS", Circuits and Systems ISCAS 2010, International Symposium on, pp. 4229-4232, May 2010.
-
(2010)
Circuits and Systems ISCAS 2010, International Symposium on
, pp. 4229-4232
-
-
Hofstaetter, M.1
Schön, P.2
Posch, C.3
-
15
-
-
77749306606
-
An Integrated 20-Bit 33/5M Events/s AER Sensor Interface with 10ns Time-stamping and Hardware-accelerated Event Pre-Processing
-
Hofstätter, M., Schön, P., Posch, C., "An Integrated 20-Bit 33/5M Events/s AER Sensor Interface with 10ns Time-stamping and Hardware-accelerated Event Pre-Processing", BIOCAS2009, IEEE Biomedical Circuits and Systems Conference, 26-28 Nov. 2009.
-
BIOCAS2009, IEEE Biomedical Circuits and Systems Conference, 26-28 Nov. 2009
-
-
Hofstätter, M.1
Schön, P.2
Posch, C.3
-
16
-
-
77956006978
-
A Load-Balancing Readout Method for Large Event-Based PWM Imaging Arrays
-
May
-
Matolin, D.; Wohlgenannt, R.; Litzenberger, M.; Posch, C., "A Load-Balancing Readout Method for Large Event-Based PWM Imaging Arrays", Circuits and Systems, ISCAS 2010. IEEE International Symposium on, pp. 361-364, May 2010.
-
(2010)
Circuits and Systems, ISCAS 2010. IEEE International Symposium on
, pp. 361-364
-
-
Matolin, D.1
Wohlgenannt, R.2
Litzenberger, M.3
Posch, C.4
|