Customized exposed datapath soft-core design flow with compiler support

Proceedings - 2010 International Conference on Field Programmable Logic and Applications, FPL 2010

Volumn , Issue , 2010, Pages 217-222

  Esko, Otto ^a   Jääskeläinen, Pekka ^a   Huerta, Pablo ^b   De La Lama, Carlos S ^b   Takala, Jarmo ^a   Martinez, Jose Ignacio ^b  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

^b UNIVERSIDAD REY JUAN CARLOS   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION-SPECIFIC PROCESSOR DESIGN; BENCHMARK SUITES; C COMPILERS; CORE DESIGN; DATA PATHS; DESIGN FLOWS; DESIGN SPACE EXPLORATION; FPGA DESIGN; HIGH-LEVEL PROGRAMMING LANGUAGE; INSTRUCTION SET EXTENSION; INSTRUCTION-LEVEL PARALLELISM; MULTI-ISSUE; PROCESSOR ARCHITECTURES; RETARGETABLE; SOFT-CORES; SOFTWARE DEVELOPMENT TOOLS; SOFTWARE EXECUTION; TOOLSETS;

BENCHMARKING; COMPUTER ARCHITECTURE; DESIGN; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HIGH LEVEL LANGUAGES; INDUCTIVE LOGIC PROGRAMMING (ILP); PROGRAM COMPILERS; SPACE RESEARCH;

SOFTWARE DESIGN;

EID: 79951734655     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2010.51     Document Type: Conference Paper

References (18)

1. G. Martin and G. Smith, "High-level synthesis: Past, present, and future," Design & Test of Computers, IEEE, vol. 26, no. 4, pp. 18-25, July-Aug. 2009.
2. J. Tong, I. Anderson, and M. Khalid, "Soft-core processors for embedded systems," in Proc. Int. Conf. Microelectronics, Dhahran, Saudi Arabia, Dec. 16-19 2006.
3. A. K. Jones, R. Hoare, D. Kusic, J. Fazekas, and J. Foster, "An FPGA-based VLIW processor with custom hardware execution," in Proc. ACM/SIGDA Int. Symp. Field-Programmable Gate Arrays, Monterey, CA, USA, 2005, pp. 107-117. (Pubitemid 40787601)
4. Altera Corp., "Nios II processor reference handbook," 2009.
5. R. Diamon, O. Mencer, and W. Luk, "Application-specific customisation of multi-threaded soft processors," IEE Proc. - Comput. Digit. Tech., vol. 153, no. 3, pp. 173-180, May 2006.
6. P. Jääskeläinen, P. Kellomäki, J. Takala, H. Kultala, and M. Lepistö, "Reducing context switch overhead with compiler-assisted threading," in Proc. IEEE/IFIP Int. Conf. Embedded and Ubiquitous Computing, Shanghai, China, Dec. 17-20 2008, pp. 461-466.
7. C. Eddington, "Synthesizing algorithms from MATLAB and model-based descriptions: Introduction to Synphony HLS," Synopsys, Inc., Tech. Rep., 2009.
8. M. A. R. Saghir, M. El-Majzoub, and P. Akl, "Datapath and ISA customization for soft VLIW processors," in Proc. IEEE Int. Conf. Reconfigurable Comput. FPGA's, San Luis Potosi, Mexico, Sept. 20-22 2006, pp. 1-10.
9. "TCE: TTA-based codesign environment." [Online]. Available: http://tce.cs.tut.fi
10. R. P. Colwell, R. P. Nix, J. J. O'Donnell, D. B. Papworth, and P. K. Rodman, "A VLIW architecture for a trace scheduling compiler," in Proc. Int. Conf. Architectural Support for Programming Languages Operating Syst., Palo Alto, CA, Oct. 5-8 1987, pp. 180-192.
11. H. Corporaal, Microprocessor Architectures: From VLIW to TTA. Chichester, UK: John Wiley & Sons, 1997.
12. -, "TTAs: missing the ILP complexity wall," J. Syst. Architecture, vol. 45, no. 12-13, pp. 949-973, 1999. (Pubitemid 129524643)
13. J. Hoogerbrugge and H. Corporaal, "Register file port requirements of Transport Triggered Architectures," in Proc. Annual Int. Symp. Microarchitecture, San Jose, CA, Nov. 30-Dec. 2 1994, pp. 191-195.
14. V. Guzma, P. Jääskeläinen, P. Kellomäki, and J. Takala, "Impact of software bypassing on instruction level parallelism and register file traffic," in Embedded Computer Systems: Architectures, Modeling, and Simulation, ser. Lecture Notes in Computer Science, M. Bereković, N. Dimopoulos, and S. Wong, Eds. Heidelberg, Germany: Springer, 2008, vol. 5114, pp. 23-32.
15. P. Jääskeläinen, H. Kultala, T. Pitkänen, and J. Takala, "Reducing the overheads of hardware acceleration through datapath integration," in Proc. SPIE Multimedia on Mobile Devices, vol. 6821, Jan. 27-31 2008, pp. 6821R-1 - 10.
16. C. Lattner and V. Adve, "LLVM: A compilation framework for lifelong program analysis & transformation," in Proc. Int. Symp. Code Generation Optimization, Palo Alto, CA, March 20-24 2004, p. 75.
17. K. Beck, Test Driven Development: By Example. Boston, MA, USA: Addison-Wesley Longman Publishing Co., Inc., 2002.
18. Y. Hara, H. Tomiyama, S. Honda, and H. Takada, "Proposal and quantitative analysis of the CHStone benchmark program suite for practical C-based high-level synthesis," Journal of Information Processing, vol. 17, pp. 242-254, 2009.