A 2.6 nW, 0.45 v temperature-compensated subthreshold CMOS voltage reference

IEEE Journal of Solid-State Circuits

Volumn 46, Issue 2, 2011, Pages 465-474

  Magnelli, Luca ^a   Crupi, Felice ^a   Corsonello, Pasquale ^a   Pace, Calogero ^a   Iannaccone, Giuseppe ^b  

^a UNIVERSITY OF CALABRIA   (Italy)

^b UNIVERSITY OF PISA   (Italy)

Author keywords

CMOS analog design; subthreshold circuit; temperature compensation; ultra low power; Voltage reference

Indexed keywords

CMOS ANALOG; SUBTHRESHOLD CIRCUITS; TEMPERATURE COMPENSATION; ULTRA-LOW POWER; VOLTAGE REFERENCE;

CMOS INTEGRATED CIRCUITS; DESIGN; POWER SUPPLY CIRCUITS; TEMPERATURE DISTRIBUTION; THRESHOLD ELEMENTS;

VOLTAGE MEASUREMENT;

EID: 79551514330     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2010.2092997     Document Type: Article

References (22)

1. M. Tavakoli, L. Turicchia, and R. Sarpeshkar, "An ultra-low-power pulse oximeter implemented with an energy-efficient transimpedance amplifier," IEEE Trans. Biomed. Circuits Syst., vol. 4, no. 1, pp. 27-38, Feb. 2010.
2. E. O. Torres and G. A. Rincón-Mora, "A 0.7-μm BiCMOS Electrostatic Energy-Harvesting System IC," IEEE J. Solid-State Circuits, vol. 45, no. 2, pp. 483-496, Feb. 2010.
3. H. Banba, H. Shiga, A. Umezawa, T. Miyaba, T. Tanzawa, S. Atsumi, and K. Sakui, "A CMOS bandgap reference circuit with sub-1-V operation," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 670-674, May 1999.
4. H. Neuteboom, B. M. J. Kup, and M. Janssens, "A DSP-based hearing instrument IC," IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1790-1806, Nov. 1997.
5. K. N. Leung and P. K. T. Mok, "A sub-1-V 15 ppm/°C CMOS bandgap voltage reference without requiring low threshold voltage device," IEEE J. Solid-State Circuits, vol. 37, no. 4, pp. 526-530, Apr. 2002.
6. J. Doyle, Y. J. Lee, Y.-B. Kim, H.Wilsch, and F. Lombardi, "A CMOS subbandgap reference circuit with 1-V power supply voltage," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 252-255, Jan. 2004.
7. B. K. Ahuja, H. Vu, C. A. Laber, and W. H. Owen, "A very high precision 500-nA CMOS floating-gate analog voltage reference," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2364-2372, Dec. 2005.
8. P.-H. Huang, H. Lin, and Y.-T. Lin, "A simple subthreshold CMOS voltage reference circuit with channel-length modulation compensation," IEEE Trans. Circuits Syst. II, Expr. Briefs, vol. 53, no. 9, pp. 882-885, Sep. 2006.
9. G. Giustolisi, G. Palumbo, M. Criscione, and F. Cutri, "A low-voltage low power voltage reference based on subthreshold MOSFETs," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 151-154, Jan. 2003.
10. I. Akita, K. Wada, and Y. Tadokoro, "A 0.6-V dynamic biasing filter with 89-dB dynamic range in 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 10, pp. 2790-2799, Oct. 2009.
11. GS for CMOS low-dropout linear regulators," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 146-150, Jan. 2003.
12. K. Ueno, T. Hirose, T. Asai, and Y. Amemiya, "A 300 nW, 15 ppm/ C, 20 ppm/V CMOS voltage reference circuit consisting of subthreshold MOSFETs," IEEE J. Solid-State Circuits, vol. 44, no. 7, pp. 2047-2054, Jul. 2009.
13. W. Yan, W. Li, and R. Liu, "Nanopower CMOS sub-bandgap reference with 11 ppm/°C temperature coefficient," Electron. Lett., vol. 45, no. 12, pp. 627-629, Jun. 2009.
14. G. De Vita and G. Iannaccone, "A sub-1-V, 10 ppm/ C, nanopower voltage reference generator," IEEE J. Solid-State Circuits, vol. 42, no. 7, pp. 1536-1542, Jul. 2007.
15. H. Wang and Q. Ye, "A CMOS voltage reference without resistors for ultra-low power applications," in Proc. 7th Int. Conf. ASIC 2007 (ASICON'07), Oct. 22-25, 2007, pp. 526-529.
16. I. M. Filanovsky and A. Allam, "Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits," IEEE Trans. Circuits Syst. I, Fund. Theory Appl., vol. 48, no. 7, pp. 876-884, Jul. 2001.
17. F. Maloberti, Analog Design for CMOS VLSI Systems. Boston, MA: Kluwer Academic, 2001.
18. S. G. Narendra and A. Chandrakasan, Leakage in Nanometer CMOS Technologies. New York: Springer, 2006.
19. A. Hastings, The Art of Analog Layout. Englewood Cliffs, NJ: Prentice- Hall, 2001.
20. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw Hill, 2001.
21. M. Oljaca and B. Baker, "How the voltage reference affects ADC performances, Part 2," Analog Application J. 2009, Texas Instruments Inc. [Online]. Available: http://www.ti.com/aaj
22. V. Gromov, A. J. Annema, R. Kluit, J. L. Visschers, and P. Timmer, "A radiation hard bandgap reference circuit in a standard 0.13 μm CMOS technology," IEEE Trans. Nucl. Sci., vol. 54, no. 6, pp. 2727-2733, Dec. 2007.