A DSP-based hearing instrument IC

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 11, 1997, Pages 1790-1806

  Neuteboom, Harry ^a,c   Kup, Ben M J ^a,d,e   Janssens, Mark ^b,f  

^a Innovation Laboratory   (Netherlands)

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

^c DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^d Technical College Eindhoven   (Netherlands)

^e NXP SEMICONDUCTORS   (Netherlands)

^f UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Analog digital conversion; CMOS integrated circuits; DC DC power conversion; Digital signal processors; Digital analog conversion; Low power; Low voltage; Sigma delta modulation

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; DIGITAL SIGNAL PROCESSING; DIGITAL TO ANALOG CONVERSION; ELECTRIC POWER SUPPLIES TO APPARATUS; INFRARED DEVICES; REMOTE CONTROL; SIGNAL RECEIVERS;

DC DC POWER CONVERSION; HEARING INSTRUMENTS; INFRARED REMOTE CONTROL RECEIVER;

DIGITAL INTEGRATED CIRCUITS;

EID: 0031276160     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.641702     Document Type: Article

References (27)

1. E. J. van der Zwan et al., "A 0.2 mW CMOS ΣΔ modulator for speech coding with 80 dB dynamic range," IEEE J. Solid-State Circuits, vol. 31, pp. 1873-1880, Dec. 1996.
2. J. Krokstad et al., "An all digital concha hearing aid," in IEEE Workshop on Applications of Signal Processing to Audio and Acoustics, Final Program and Paper Summaries, 1993, pp. 85-88.
3. J. F. Duque-Carillo et al., "Digitally-programmable and personalizable CMOS hearing aid circuit," in ESSCIRC '95, pp. 154-157.
4. F. Callias et al., "A set of four IC's in CMOS technology for a programmable Hearing aid," IEEE J. Solid-State Circuits, vol. 24, pp. 301-312, Apr. 1989.
5. J. Benkoski, A.-C. Deng, X. Huang, and J. Tuan, "Simulation algorithms, power estimation and diagnostics in PowerMill," presented at PATMOS'95, Oldenburg, 1995.
6. A. P. Chandrakasan and R. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, pp. 498-523, Apr. 1995.
7. _, Low Power Digital CMOS Design. Norwell, MA: Kluwer, 1995.
8. R. Crochiere and L. Rabiner, Multirate Digital Signal Processing. Englewood Cliffs, NJ: Prentice Hall, 1983.
9. D. Liu and C. Svensson, "Trading speed for low power by choice of supply and threshold voltages," IEEE J. Solid-State Circuits, vol. 28, pp. 10-17, Jan. 1993.
10. M. Pedram, "Power minimization in IC design," ACM Trans. Design Automation of Electronic Systems, vol. 1, no. 1, Jan. 1996.
11. M. Pedram, B. T. Preas, and J. M. Rabaey, "Introduction to the special issue on low-power design," IEEE Trans. Very Large Scale Integration (VLSI) Syst., vol. 2, no. 4, p. 389, Dec. 1994. See also the papers in this issue.
12. J. M. Rabaey and M. Pedram, Low Power Design Methodologies. Norwell, MA: Kluwer, 1995.
13. T. Saramaki, Y. Lim, and R. Yang, "The synthesis of half-band filter using frequency-response masking technique," IEEE Circuits Syst., pp. 58-60, 1995.
14. D. Singh, J. M. Rabaey, M. Pedram, F. Catthoor, S. Rajgopal, N. Sehgal, and T. J. Mozdzen, "Power conscious CAD tools and methodologies: A perspective," Proc. IEEE, vol. 83, pp. 570-594, Apr. 1995.
15. P. Vaidyanathan, Multirate Systems and Filter Banks. Englewood Cliffs, NJ: Prentice Hall, 1993.
16. P. Vanoostende, P. Six, J. Vandewalle, and H. De Man, "Estimation of typical power of synchronous CMOS circuits using a hierarchy of simulators," IEEE J. Solid-State Circuits, no. 1, Jan. 1993.
17. E. A. Vittoz, "Low power design: Ways to approach the limits," Plenary Address ISSCC'94, Feb. 16-18, 1994, San Francisco, USA.
18. A. Fettweis, "Digital filter structures related to classical networks," Arch. Elek. ubertragung., vol. 25, pp. 78-79, Feb. 1971.
19. A. Fettweis, H. Levin, and A. Sedlmeyer, "Wave digital lattice filters," Int. J. Circuit Theory Applicat., vol. 2, no. 2, pp. 203-211, June 1974.
20. A. Fettweis and K. Meerkotter, "Suppression of parasitic oscillations in wave digital filters," IEEE Trans. Circuits Syst., vol. CAS-22, pp. 239-246, Mar. 1975, and p. 575, June 1975.
21. A. Fettweis and K. Meerkotter, "Suppression of parasitic oscillations in wave digital filters," IEEE Trans. Circuits Syst., vol. CAS-22, pp. 239-246, Mar. 1975, and p. 575, June 1975.
22. A. Fettweis, "Wave digital filters: Theory and practice (invited paper)," Proc. IEEE, vol. 74, pp. 270-327, Feb. 1986.
23. L. Forrez and J. Cockx, "Extending FALCON into a framework for DSP design tools," in Proc. European Conf. Design Automation, Poster session, Mar. 1992.
24. S. Note, D. Devisch, K. Van Nieuwenhove, J. De Moortel, and I. Van Gelder, "Generating VHDL for simulation and logic synthesis purposes using powerful architecture synthesis tools," presented at European Conf. DSP - The Enabling Technology for Communications, Mar. 1993.
25. D. Desmet and D. Genin, "Assynt: Efficient assembly code generation for digital signal processors starting from a data flowgraphs," in Proc. ICASSP-93, Apr. 1993, pp. III-45-III-48.
26. P. Willekens, D. Devisch, M. Van Canneyt, P. Conflitti, and D. Genin, "Algorithm specification in DSP station using data flow language," DSP Applications, vol. 3, no. 1, pp. 8-16, Jan. 1994.
27. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 2nd ed. New York: Wiley, 1984, pp. 289-296.