Applying speculation techniques to implement functional units

26th IEEE International Conference on Computer Design 2008, ICCD

Volumn , Issue , 2008, Pages 74-80

  Del Barrio, Alberto A ^a   Molina, Maria C ^a   Mendias, Jose M ^a   Andres, Esther ^a   Hermida, Roman ^a   Tirado, Francisco ^a  

^a UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

Author keywords

Functional units design; High performance.; Prediction techniques

Indexed keywords

AREA OVERHEADS; ASYNCHRONOUS CIRCUITS; BASIC IDEAS; BRANCH PREDICTIONS; DESIGN TECHNIQUES; FULL ADDERS; FUNCTIONAL UNITS DESIGN; HIGH-PERFORMANCE.; LOW AREAS; PERFORMANCE IMPROVEMENTS; PREDICTION TECHNIQUES; SYNCHRONOUS CIRCUITS;

ADDERS; FORECASTING; KNOWLEDGE BASED SYSTEMS;

DESIGN;

EID: 78650760155     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2008.4751843     Document Type: Conference Paper

References (21)

1. Wm. A. Wulf and Sally A McKee. "Hitting the Memory wall:Implications of the Obvious". Computer Architecture News, 23(1),pp. 20-24, March 1995.
2. R.B.Freeman, "Checked carry select adder", IBM Tech. DisclosureBull., 1970, 13, (6), pp. 1504-1505
3. M. Uya, K. Kaneko, J. Yasui, "A CMOS floating point multiplier",IEEE J. Solid-State Circuits, 1984, SC-19(5), pp. 697-702.
4. M.M. Mano and C.R. Kime, "Logic and computer design fundamentals", Prentice-Hall, 2001.
5. J.Lim, D.G. Kim and S.I. Chae, "A 16-bit carry lookahead adder using reversible energy recovery logic". IEEE Journal Solid-State Circuits, vol 34., no 6. June 1999.
6. D.J. Kinniment. "An evaluation of asynchronous addition", IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 1996, 4, (1), pp. 137- 140.
7. Jens Sparso. "Asynchronous circuit design". Technical University of Denmark. 2006.
8. W.F. Wallace, S.S. Dlay and O.R. Hinton. "Probabilistic carry state estimate for improved asynchronous adder performance", IEE Proc. Comput. Digit. Tech., 2001, 148, (6), pp. 221-226.
9. E.M. Ashmila, S. Dlay, O. Hinton. "Adder methodology and design using probabilistic multiple carry estimates", IEE Proc. Comput. Digit. Tech., 2005, 152, (6), pp. 697-703.
10. th Annual ACM/IEEE International Symposium on Microarchitecture. 1996.
11. th Annual ACM/IEEE International Symposium on Microarchitecture. 1997.
12. thInternational Conference on Architectural Support for Programming Languages and operatin Systems", pp. 138-147, 1996.
13. thAnnual International Symposium on Computer Architecture. 2000.
14. B. Bishop, T.P. Kelliher, M.J. Irwin. "A Detailed Analysis of Mediabench". IEEE Workshop on Signal Processing Systems, pp. 448-455. 1999.
15. 40, 32, 24, 16 kbits/s Adaptative Differential Pulse Code Modulation (ADPCM). Recommendation G.726. ITU
16. J. L. Hennessy & D. A. Patterson, "Computer Architecture: A Quantitative Approach". 2007.
17. T. Liu, S.Lu, "Performance Improvement with Circuit-Level Speculation", Proceedings of the 33rd Annual IEEE/ACM International Symposium on Microarchitecture, 10-13 December 2000, Monterey, California, USA.
18. M. Charrier. "JPEG2000: A New Standard for Still Image Compression". IEEE International Conference on Multimedia Computing and Systems. 1999.
19. M. Davio,"Digital Systems with Algorithm Implementation", John Wiley & Sons, 1983.
20. W. Stallings, "Computer Organization and Architecture". Prentice Hall. 1999.
21. IEEE Standard for Binary Floating-Point Arithmetic. New York: ANSI/IEEE, Std. 754-1985, Aug. 1985.