메뉴 건너뛰기




Volumn 5821 LNCS, Issue , 2009, Pages 400-410

A discrete PSO for multi-objective optimization in VLSI floorplanning

Author keywords

Discrete PSO; Floorplanning; MOP

Indexed keywords

CRITICAL STEPS; DISCRETE PARTICLE SWARM OPTIMIZATION; DISCRETE PSO; FLOOR-PLANNING; KEY OBJECTIVE; LAYOUT AREA; MOP; MULTI-OBJECTIVE OPTIMIZATION PROBLEM; PHYSICAL DESIGN; VERY LARGE SCALE INTEGRATED; VLSI FLOORPLANNING; WIRE LENGTH;

EID: 78650699302     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-04843-2_43     Document Type: Conference Paper
Times cited : (10)

References (17)
  • 1
    • 58149159197 scopus 로고    scopus 로고
    • Configuration of floorplan and placement algorithm using horizontal and vertical contour based on single sequence
    • Kang, L., Juebang, Y., Yongbing, Y.: Configuration of floorplan and placement algorithm using horizontal and vertical contour based on single sequence. In: International conference on Communications, Circuits and Systems, pp. 1171-1174 (2008)
    • (2008) International Conference on Communications, Circuits and Systems , pp. 1171-1174
    • Kang, L.1    Juebang, Y.2    Yongbing, Y.3
  • 2
    • 0342647395 scopus 로고    scopus 로고
    • A GA with heuristic based decode for IC floorplanning
    • Gwee, B.H., Lim, M.H.: A GA with heuristic based decode for IC floorplanning. Integration, the VLSI Journal 28(2), 157-172 (1999)
    • (1999) Integration, the VLSI Journal , vol.28 , Issue.2 , pp. 157-172
    • Gwee, B.H.1    Lim, M.H.2
  • 3
    • 47649085779 scopus 로고    scopus 로고
    • An Elitist Non-Dominated Sorting Based Genetic Algorithm for Simultaneous Area and Wirelength Minimization in VLSI Floorplanning
    • Fernando, P., Katkoori, S.: An Elitist Non-Dominated Sorting Based Genetic Algorithm for Simultaneous Area and Wirelength Minimization in VLSI Floorplanning. In: 21st International Conference on VLSI Design, pp. 337-342 (2008)
    • (2008) 21st International Conference on VLSI Design , pp. 337-342
    • Fernando, P.1    Katkoori, S.2
  • 5
    • 0034855935 scopus 로고    scopus 로고
    • TCG:A transitive closure gragh-based representation for non-slicing floorplans
    • Lin, J.M., Chang, Y.W.: TCG:A transitive closure gragh-based representation for non-slicing floorplans. In: Proc. DAC, pp. 764-769 (2001)
    • (2001) Proc. DAC , pp. 764-769
    • Lin, J.M.1    Chang, Y.W.2
  • 12
    • 3142768423 scopus 로고    scopus 로고
    • Self-Organizing Hierarchical Particle Swarm Optimizer with Time-Varying Acceleration Coefficients
    • Ratnaweera, A., Halgamuge, S.K.: Self-Organizing Hierarchical Particle Swarm Optimizer With Time-Varying Acceleration Coefficients. IEEE Transactions on Evolutionary Computation 8(3), 240-255 (2004)
    • (2004) IEEE Transactions on Evolutionary Computation , vol.8 , Issue.3 , pp. 240-255
    • Ratnaweera, A.1    Halgamuge, S.K.2
  • 13
    • 0034481271 scopus 로고    scopus 로고
    • Corner Block List:An effective and efficient topological representation of non-slicing floorplan
    • Hong, X., Huang, G., Cai, Y., Gu, J., Dong, S., Cheng, C.K., Gu, J.: Corner Block List:An effective and efficient topological representation of non-slicing floorplan. In: Proc. ICCAD, pp. 8-12 (2000)
    • (2000) Proc. ICCAD , pp. 8-12
    • Hong, X.1    Huang, G.2    Cai, Y.3    Gu, J.4    Dong, S.5    Cheng, C.K.6    Gu, J.7
  • 15
    • 0032090672 scopus 로고    scopus 로고
    • Module Packing Based on the BSG-Structure and IC Layout Applications
    • Nakatake, S., Fujiyoshi, K., Murata, H., Kajitani, Y.: Module Packing Based on the BSG-Structure and IC Layout Applications. IEEE Trans. on CAD 17(6), 519-530 (1998)
    • (1998) IEEE Trans. on CAD , vol.17 , Issue.6 , pp. 519-530
    • Nakatake, S.1    Fujiyoshi, K.2    Murata, H.3    Kajitani, Y.4
  • 16
    • 7944224006 scopus 로고    scopus 로고
    • VLSI Floorplanning Method Based on Genetic Algorithms
    • Wang, X.G., Yao, L.S., Gan, J.R.: VLSI Floorplanning Method Based on Genetic Algorithms. Chinese Journal of Semiconductors 23(3), 330-335 (2002)
    • (2002) Chinese Journal of Semiconductors , vol.23 , Issue.3 , pp. 330-335
    • Wang, X.G.1    Yao, L.S.2    Gan, J.R.3
  • 17
    • 54049089606 scopus 로고    scopus 로고
    • A nonlinear optimization methodology for VLSI fixed-outline floorplannin
    • Chaomin, L., Anjos, M.F., Vannelli, A.: A nonlinear optimization methodology for VLSI fixed-outline floorplannin. J. Comb. Optim. 16, 378-401 (2008)
    • (2008) J. Comb. Optim. , vol.16 , pp. 378-401
    • Chaomin, L.1    Anjos, M.F.2    Vannelli, A.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.