Chaogates: Morphing logic gates that exploit dynamical patterns

Chaos

Volumn 20, Issue 3, 2010, Pages

  Ditto, William L ^a   Miliotis, A ^b   Murali, K ^c   Sinha, Sudeshna ^d   Spano, Mark L ^e  

^a AZ 85281   (United States)

^b University of Florida   (United States)

^c ANNA UNIVERSITY   (India)

^d INDIAN INSTITUTE OF SCIENCE EDUCATION AND RESEARCH MOHALI   (India)

^e NAVAL SURFACE WARFARE CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOGIC; NONLINEAR SYSTEM; REVIEW;

LOGIC; NONLINEAR DYNAMICS;

EID: 78649397807     PISSN: 10541500     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.3489889     Document Type: Article

References (25)

1. Sinha S. Ditto W.L. Phys. Rev. Lett. 1998, 81:2156. PRLTAO, 0031-9007, 10.1103/PhysRevLett.81.2156, and.
2. Sinha S. Munakata T. Ditto W.L. Munakata T. Sinha S. Ditto W.L. Munakata T. Sinha S. IEEE Trans. Circuits Syst., I: Fundam. Theory Appl. 2003, 49:73. PLEEE8, 1063-651X, 10.1103/PhysRevE.65.036214, ITCAEX, 1057-7122, 10.1109/TCSI.2002.804551 Proceedings of COOL Chips VI, Yokohama, p.
3. Sinha S. Ditto W.L. Sinha S. Munakata T. Ditto W.L. Ditto W.L. Murali K. Sinha S. Phys. Rev. E 2006, 65:1835-1838. PLEEE8, 1063-651X, 10.1103/PhysRevE.60.363, PLEEE8, 1063-651X, 10.1103/PhysRevE.65.036216, and and and Proceedings of IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS06), Singapore, pp.
4. Murali K. Sinha S. Ditto W.L. 2005, 64:433. and Proceedings of the STATPHYS-22 Satellite Conference Perspectives in Nonlinear Dynamics, Special Issue of Pramana, Vol. p.
5. Murali K. Sinha S. Ditto W.L. Murali K. Sinha S. Mohamed I.R. Phys. Lett. A 2005, 339:39. IJBEE4, 0218-1274, 10.1142/S0218127403008053, PYLAAG, 0375-9601, 10.1016/j.physleta.2005.02.044, and and.
6. Murali K. Sinha S. Ditto W.L. Murali K. Sinha S. Ditto W.L. Murali K. Sinha S. Ditto W.L. Philos. Trans. R. Soc. London, Ser. A 2006, 366:1839-1842. PTRMAD, 0962-8428, 10.1098/rsta.2007.2116, and Proceedings of Experimental Chaos Conference (ECC9), Brazil, [, and ], and Proceedings of IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS06), Singapore, pp.
7. Prusha B.S. Lindner J.F. Phys. Lett. A 1999, 263:105. PYLAAG, 0375-9601, 10.1016/S0375-9601(99)00665-9, and.
8. Cafagna D. Grassi G. 2005, 2:749. and International Symposium on Signals, Circuits and Systems (ISSCS 2005), Vol. p.
9. Chlouverakis K.E. Adams M.J. Electron. Lett. 2005, 41:359. ELLEAK, 0013-5194, 10.1049/el:20058026, and.
10. Jahed-Motlagh M.R. Kia B. Ditto W.L. Sinha S. Int. J. Bifurcation Chaos Appl. Sci. Eng. 2007, 17:1955. IJBEE4, 0218-1274, 10.1142/S0218127407018142, and.
11. Murali K. Sinha S. Phys. Rev. E 2007, 75:025201. PLEEE8, 1063-651X, 10.1103/PhysRevE.75.025201, and.
12. Miliotis A. Murali K. Sinha S. Ditto W.L. Spano M.L. Chaos, Solitons Fractals 2009, 42:809. CSFOEH, 0960-0779, 10.1016/j.chaos.2009.02.010, and.
13. Miliotis A. Sinha S. Ditto W.L. Miliotis A. Sinha S. Ditto W.L. Int. J. Bifurcation Chaos Appl. Sci. Eng. 2006, 18:1843-1846. IJBEE4, 0218-1274, 10.1142/S0218127408021166, and and Proceedings of IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS06), Singapore, pp.
14. Ditto W.L. Murali K. Sinha S. Understanding Complex Systems 2009, 3-13. and (Springer, Berlin
15. Murali K. Miliotis A. Ditto W.L. Sinha S. Phys. Lett. A 2009, 373:1346. PYLAAG, 0375-9601, 10.1016/j.physleta.2009.02.026, and.
16. Murali K. Sinha S. Ditto W.L. Bulsara A.R. Sinha S. Cruz J.M. Buhse T. Parmananda P. Murali K. Mohamed I.R. Sinha S. Ditto W.L. Bulsara A.R. Guerra D.N. Bulsara A.R. Ditto W.L. Sinha S. Murali K. Mohanty P. Nano Lett. 2010, 10:1168. PRLTAO, 0031-9007, 10.1103/PhysRevLett.102.104101, EULEEJ, 0295-5075, 10.1209/0295-5075/86/60003, APPLAB, 0003-6951, 10.1063/1.3245318, NALEFD, 1530-6984, 10.1021/nl9034175, and and and and.
17. Ditto W. Sinha S. Murali K. 2006, and U.S. Patent No. 07,096,347 (22 August )Commercialization of this technology is undertaken by the company ChaoLogix.
18. Taubes G. Science 1997, 277:1931. SCIEAS, 0036-8075, 10.1126/science.277.5334.1931, FPGAs allow the same hardware to be used in many different applications using programmable interconnects which enable the logic gates to be wired differently. See.
19. Mano M.M. Bartee T.C. Computer Architecture and Logic Design 1991, 3rd ed. (Prentice-Hall, Englewood Cliffs, NJ, ), (McGraw-Hill, New York, ).
20. Sinha S. Biswas D. Glass L. Zheng W. Sinha S. Sinha S. Sinha S. Ditto W.L. Sinha S. Sinha S. Ditto W.L. Sinha S. Philos. Trans. R. Soc. London, Ser. A 2006, 364:2483. PRLTAO, 0031-9007, 10.1103/PhysRevLett.71.2010, IJBEE4, 0218-1274, 10.1142/S0218127494000770, PLEEE8, 1063-651X, 10.1103/PhysRevE.49.4832, PYLAAG, 0375-9601, 10.1016/0375-9601(95)00075-E, PLEEE8, 1063-651X, 10.1103/PhysRevE.63.056209, PLEEE8, 1063-651X, 10.1103/PhysRevE.63.036212, R. Sahadevan, M. L. Lakshmanan, PTRMAD, 0962-8428, 10.1098/rsta.2006.1836, and and and in edited by and (Narosa, New Delhi and.
21. Murali K. Sinha S. Phys. Rev. E 2003, 68:016210. PLEEE8, 1063-651X, 10.1103/PhysRevE.68.016210, and.
22. ASICs are customized for a particular use rather than intended for general-purpose use. For example, it may be designed to solely run a cell phone. ASICs may involve a large number of logic gates (typically between thousands to millions) and are optimized for specific functions alone.
23. Koch R. Sci. Am. 2005, 293:56. SCAMAC, 0036-8733, 10.1038/scientificamerican0805-56.
24. Yousefi M. Barbarin Y. Beri S. Bente E.A. J. M. Smit M.K. Notzel R. Lenstra D. Phys. Rev. Lett. 2007, 98:044101. PRLTAO, 0031-9007, 10.1103/PhysRevLett.98.044101, and.
25. Yang T. Chua L.O. Int. J. Bifurcation Chaos Appl. Sci. Eng. 2000, 10:1091. IJBEE4, 0218-1274, and.