Dynamic and partial reconfiguration in FPGA SoCs: Requirements tools and a case study

New Algorithms, Architectures and Applications for Reconfigurable Computing

Volumn , Issue , 2005, Pages 157-168

  Moraes, Fernando ^a   Calazans, Ney ^a   Möller, Leandro ^a   Brião, Eduardo ^a   Carvalho, Ewerson ^a  

^a PONTIFICAL CATHOLIC UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 78349290659     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/1-4020-3128-9_13     Document Type: Chapter

References (14)

1. R. Bergamaschi; et al. Automating the Design of SOCs using Cores. IEEE Design & Test of Computers, vol 18(5), 2001. pp. 32-45.
2. W. Luk; S. McKeever. Pebble: a Language for Parametrised and Reconfigurable Hardware Design. In: Field Programmable Logic and Applications (FPL), pp. 9-18, 1998.
3. P. James-Roxby; S. Guccione. Automated Extraction of Run-time Parameterisable Cores from Programmable Device Configurations. In: Field-Programmable Custom Computing Machines (FCCMt'00), pp. 153-161, 2000.
4. Xilinx, Inc. The JBits 2.8 SDK for Virtex, 2001.
5. M. Dyer; C. Plessl; M. Platzner. Partially Reconfigurable Cores for Xilinx Virtex. In: Field Programmable Logic and Applications (FPL), pp. 292-301, 2002.
6. E. Horta; J. Lockwood; S. Kofuji. Using PARBIT to implement Partial Run-time Reconfigurable Systems. In: Field Programmable Logic and Applications (FPL), pp. 182-191, 2002.
7. A. Raghavan; P. Sutton. JPG-a Partial Bitstream Generation Tool to Support Partial Reconfiguration in Virtex FPGAs. In: International Parallel and Distributed Processing Symposium (IPDPS), pp. 155-160, 2002.
8. Xilinx, Inc. Two Flows for Partial Reconfiguration: Module Based or Difference Based. Application Note XAPP290, Version 1.1. http://www.xilinx.com/ xapp/xapp290.pdf, November, 2003.
9. D. Mesquita; F. Moraes; J. Palma; L. Mller; N. Calazans. Remote and Partial Reconfiguration of FPGAs: Tools and Trends. In: 10th Reconfigurable Architectures Workshop (RAW), 2003.
10. E. Brião. Partial and Dynamic Reconfiguration for Intellectual Property Cores. MSc Dissertation, PUCRS, Faculty of Informatics. 110 p. January, 2004. (In Portuguese)
11. M. Wirthlin and B. Hutchings. A Dynamic Instruction Set Computer. In: Field-Programmable Custom Computing Machines (FCCM'95), pp. 99-107, 1995.
12. Altera Corp. Nios Embedded Processor System Development. http://www.altera.com/products/ip/processors/nios/nios-index.html, 2003.
13. T. Callahan; J. Hauser, J. Wawrzynek. The Garp Architecture and C Compiler. IEEE Computer, vol 33(4), pp. 62-69, 2000.
14. F. Moraes; N. Calazans. R8 Processor-Architecture and Organization Specification and Design Guidelines. http://www.inf.pucrs.br/? gaph/Projects/R8/public/R8 arq spec eng.pdf, 2003.