A virtual timing device for program performance analysis

Proceedings - 10th IEEE International Conference on Computer and Information Technology, CIT-2010, 7th IEEE International Conference on Embedded Software and Systems, ICESS-2010, ScalCom-2010

Volumn , Issue , 2010, Pages 2255-2260

  Hsu, Wen Chang ^a   Hung, Shili Hao ^a   Tu, Chia Heng ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ACCURATE PERFORMANCE; ACCURATE TIMING; CACHE SIMULATION; COMPLEX SYSTEMS; EXECUTION TIME; HARDWARE/SOFTWARE; MILLION INSTRUCTION PER SECONDS; OPEN-SOURCE; PERFORMANCE ANALYSIS; PERFORMANCE ASSESSMENT; PROGRAM PERFORMANCE; SIMULATED SYSTEM; SIMULATION SPEED; SUPPORT SYSTEMS; TIMING ALGORITHMS; TIMING ESTIMATION; TIMING MODELS; VIRTUAL PLATFORM;

COMPUTER SIMULATION; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; INFORMATION TECHNOLOGY; TIME MEASUREMENT; TIMING DEVICES;

MATHEMATICAL MODELS;

EID: 78249286245     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CIT.2010.389     Document Type: Conference Paper

References (16)

1. Android Open Source Project, http://source.android.com/.
2. Real View ARMulator. http://www.arm.com/products/devtools/ realviewdevsuite.html.
3. SESC: cycle accurate architectural simulator. http://sesc.sourceforge. net.
4. R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel. Scratchpad memory: design alternative for cache on-chip memory in embedded systems. In CODES, pages 73-78, 2002.
5. P. Barham, B. Dragovic, K. Fraser, S. Hand, T. Harris, A. Ho, R. Neugebauer, I. Pratt, and A. Warfield. Xen and the art of virtualization. SIGOPS Oper. Syst. Rev., 37(5):164-177, 2003.
6. R. Bedichek. SimNow: fast platform simulation purely in software. Hot Chips Symp., Aug. 2004.
7. F. Bellard. QEMU, a fast and portable dynamic translator. In USENIX, pages 41-41, 2005.
8. D. Burger and T. M. Austin. The SimpleScalar tool set, version 2.0. SIGARCH Comput. Archit. News, 25(3):13-25, 1997.
9. P. Giusto, G. Martin, and E. Harcourt. Reliable estimation of execution time of embedded software. In DATE, pages 580-589, 2001.
10. M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown. MiBench: a free, commercially representative embedded benchmark suite. In WWC, pages 3-14, 2001.
11. Intel Corp. Using the rdtsc instruction for performance monitoring. Technical report, Intel Corp., 1997.
12. M. Lazarescu, J. Bammi, E. Harcourt, L. Lavagno, and M. Lajolo. Compilation-based software performance estimation for system level design. In HLD-VTW, pages 167-172, 2000.
13. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, B. Werner, and B. Werner. Simics: a full system simulation platform. Computer, 35(2):50-58, 2002.
14. M. S. Oyamada, F. Zschornack, and F. R. Wagner. Applying neural networks to performance estimation of embedded software. J. Syst. Archit., 54(1-2):224-240, 2008.
15. R. R. Picard and R. D. Cook. Applying neural networks to performance estimation of embedded software. J. Am. Stat. Assoc., 79(387):575-583, 1984.
16. M. Yourst. PTLsim: a cycle accurate full system x86-64 microarchitectural simulator. In ISPASS, pages 23-34, 2007.