A model for fusion and code motion in an automatic parallelizing compiler

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2010, Pages 343-352

  Bondhugula, Uday ^a   Gunluk, Oktay ^a   Dash, Sanjeeb ^a   Renganarayanan, Lakshminarayanan ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

automatic parallelization; locality optimization; loop fusion; polyhedral model; prefetching

Indexed keywords

BENCHMARKING; COMPUTER HARDWARE DESCRIPTION LANGUAGES; CONVEX OPTIMIZATION; PARALLEL ARCHITECTURES; PRIVATIZATION; PROGRAM COMPILERS;

AUTOMATIC PARALLELIZATION; LOCALITY OPTIMIZATION; LOOP FUSION; POLYHEDRAL MODELING; PREFETCHING;

SHAPE OPTIMIZATION;

EID: 78149255973     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1854273.1854317     Document Type: Conference Paper

References (22)

1. A. Aho, M. Lam, R. Sethi, and J. Ullman. Compilers: Principles, Techniques, and Tools. Addison Wesley, second edition, 2006.
2. C. Bastoul. Extracting polyhedral representation from high level languages. Technical report, LRI, Paris-Sud University, 2008. Clan tool.
3. M.-W. Benabderrahmane, L.-N. Pouchet, A. Cohen, and C. Bastoul. The polyhedral model is more widely applicable than you think. In International conference on Compiler Construction (CC), 2010.
4. U. Bondhugula, M. Baskaran, S. Krishnamoorthy, J. Ramanujam, A. Rountev, and P. Sadayappan. Automatic transformations for communication-minimized parallelization and locality optimization in the polyhedral model. In International conference on Compiler Construction (CC), Apr. 2008.
5. U. Bondhugula, A. Hartono, J. Ramanujam, and P. Sadayappan. A practical automatic polyhedral program optimization system. In ACM SIGPLAN conference on Programming Languages Design and Implementation, June 2008.
6. Computational Infrastructure for Operations Research. http://www.coin-or.org.
7. A. Darte and G. Huard. Loop shifting for loop parallelization. Technical Report RR2000-22, ENS Lyon, May 2000.
8. A. Darte, G.-A. Silber, and F. Vivien. Combining retiming and scheduling techniques for loop parallelization and loop tiling. Parallel Processing Letters, 7(4):379-392, 1997.
9. S. Girbal, N. Vasilache, C. Bastoul, A. Cohen, D. Parello, M. Sigler, and O. Temam. Semi-automatic composition of loop transformations. International Journal of Parallel Programming, 34(3):261-317, June 2006.
10. K. Kennedy. Fast greedy weighted fusion. In ACM International conference on Supercomputing, pages 131-140, 2000.
11. K. Kennedy and K. McKinley. Maximizing loop parallelism and improving data locality via loop fusion and distribution. In Languages and Compilers for Parallel Computing, pages 301-320, 1993.
12. A. Lim and M. S. Lam. Maximizing parallelism and minimizing synchronization with affine partitions. Parallel Computing, 24(3-4):445-475, 1998.
13. N. Megiddo and V. Sarkar. Optimal weighted loop fusion for parallel programs. In Symposium on Parallel Algorithms and Architectures, pages 282-291, 1997.
14. D. Nuzman and A. Zaks. Outer-loop vectorization: revisited for short simd architectures. In International conference on Parallel architectures and compilation techniques, pages 2-11, 2008.
15. PLUTO: A polyhedral automatic parallelizer and locality optimizer for multicores. http://pluto-compiler.sourceforge.net.
16. L.-N. Pouchet, U. Bondhugula, C. Bastoul, A. Cohen, J. Ramanujam, and P. Sadayappan. Hybrid iterative and model-driven optimization in the polyhedral model. Technical Report 6962, INRIA Research Report, June 2009.
17. L.-N. Pouchet, U. Bondhugula, C. Bastoul, A. Cohen, J. Ramanujam, and P. Sadayappan. Combined iterative and model-driven optimization in an automatic parallelization framework. In Supercomputing (SC), Nov. 2010. To appear.
18. A. Qasem and K. Kennedy. Pro table loop fusion and tiling using model-driven empirical search. In ACM International conference on Supercomputing (ICS), pages 249-258, 2006.
19. L. Renganarayana, U. Bondhugula, S. Derisavi, A. E. Eichenberger, and K. O'Brien. Compact multi-dimensional kernel extraction for register tiling. In Supercomputing (SC), 2009.
20. L. Renganarayana, D. Kim, S. Rajopadhye, and M. M. Strout. Parameterized tiled loops for free. In ACM SIGPLAN conference on Programming Languages Design and Implementation, pages 405-414, 2007.
21. S. Singhai and K. McKinley. A Parameterized Loop Fusion Algorithm for Improving Parallelism and Cache Locality. The Computer Journal, 40(6):340-355, 1997.
22. N. Vasilache, C. Bastoul, and A. Cohen. Polyhedral code generation in the real world. In International conference on Compiler Construction (CC), pages 185-201, Mar. 2006.