An OpenCL framework for heterogeneous multicores with local memory

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2010, Pages 193-204

  Lee, Jaejin ^a   Kim, Jungwon ^a   Seo, Sangmin ^a   Kim, Seungkyun ^a   Park, Jungho ^a   Kim, Honggyu ^a   Dao, Thanh Tuan ^a   Cho, Yongjin ^a   Seo, Sung Jong ^b   Lee, Seung Hak ^b   Cho, Seung Mo ^b   Song, Hyo Jung ^b   Suh, Sang Bum ^b   Choi, Jong Deok ^b  

^a South Korea   (South Korea)

^b SAMSUNG Electronics   (South Korea)

Author keywords

compilers; memory consistency; OpenCL; preload poststore buffering; runtime; software managed caches; work item coalescing

Indexed keywords

C (PROGRAMMING LANGUAGE); COSINE TRANSFORMS; EXPANSION; FLOCCULATION; GENERAL PURPOSE COMPUTERS; MEMORY ARCHITECTURE; PARALLEL ARCHITECTURES; PROGRAM COMPILERS; SOFTWARE ARCHITECTURE; WEBSITES;

MEMORY CONSISTENCY; OPENCL; PRE LOADS; RUNTIMES; WORK ITEMS;

CACHE MEMORY;

EID: 78149255519     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1854273.1854301     Document Type: Conference Paper

References (39)

1. S. Adve and M. Hill. Weak Ordering. In ISCA'90: Proceedings of the 19th Annual International Symposium on Computer Architecture, pages 2-14, May 1990.
2. R. Allen and K. Kennedy. Optimizing Compilers for Modern Architectures. Morgan Kaufmann, 2002.
3. AMD. ATI CTM Guide. http://ati.amd.com/companyinfo/researcher/documents/ ATI-CTM-Guide.pdf.
4. AMD. OpenCL: The Open Standard for Parallel Programming of GPUs and Multi-core CPUs. http://ati.amd.com/technology/streamcomputing/opencl.html.
5. Apple. OpenCL: Taking the graphics processor beyond graphics. http://images.apple.com/macosx/technology/docs/OpenCL-TB-brief-20090903.pdf.
6. J. Balart, M. Gonzalez, X. Martorell, E. Ayguade, Z. Sura, T. Chen, T. Zhang, K. O'brien, and K. O'Brien. A novel asynchronous software cache implementation for the cell/be processor. In LCPC '07: Proceedings of the 20th International Workshop on Languages and Compilers for Parallel Computing, October 2007.
7. V. Balasundaram and K. Kennedy. A Technique for Summarizing Data Access and Its Use in Parallelism Enhancing Transformations. In PLDI '89: Proceedings of the ACM SIGPLAN 1989 Conference on Programming Language Design and Implementation, pages 41-53, New York, NY, USA, 1989. ACM.
8. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC Benchmark Suite: Characterization and Architectural Implications. In PACT'08: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, pages 72-81, October 2008.
9. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron. Rodinia: A benchmark suite for heterogeneous. In IISWC '09: Proceedings of the IEEE International Symposium on Workload Characterization, pages 44-54, Oct 2009.
10. T. Chen, H. Lin, T. Zhang, K. M. O'Brien, and J. K. O'Brien. Orchestrating Data Transfer for the cell/B.E. Processor. In ICS'08: Proceedings of the 22nd annual International Conference on Supercomputing, pages 289-298, New York, NY, USA, 2008. ACM.
11. W.-Y. Chen, C. Iancu, and K. Yelick. Communication Optimizations for Fine-Grained UPC Applications. In PACT'05: Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, pages 267-278, Washington, DC, USA, 2005. IEEE Computer Society.
12. F. Darema. The SPMD Model: Past, Present and Future. Lecture Notes in Computer Science, 2131(1):1-1, January 2001.
13. A. E. Eichenberger, J. K. O'Brien, K. M. O'Brien, P. Wu, T. Chen, P. H. Oden, D. A. Prener, J. C. Shepherd, B. So, Z. Sura, A. Wang, T. Zhang, P. Zhao, M. K. Gschwind, R. Archambault, Y. Gao, and R. Koo. Using advanced compiler technology to exploit the performance of the Cell Broadband EngineTM architecture. IBM Systems Journal, 45(1):59-84, January 2006.
14. R. S. Engelschall. Portable Multithreading: The Signal Stack Trick For User-Space Thread Creation. In Proceedings of 2000 USENIX Annual Technical Conference, pages 155-164, June 2000.
15. K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, and J. Hennessy. Memory consistency and event ordering in scalable shared-memory multiprocessors. In ISCA '90: Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 15-26, May 1990.
16. M. González, N. Vujic, X. Martorell, E. Ayguadé, A. E. Eichenberger, T. Chen, Z. Sura, T. Zhang, K. O'Brien, and K. M. O'Brien. Hybrid Access-specific Software Cache Techniques for the Cell BE Architecture. In PACT'08: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, pages 292-302, October 2008.
17. M. Gschwind, H. P. Hofstee, B. Flachs, M. Hopkins, Y. Watanabe, and T. Yamazaki. Synergistic Processing in Cell's Multicore Architecture. IEEE Micro, 26(2):10-24, March/April 2006.
18. C. Iancu, P. Husbands, and P. Hargrove. HUNTing the Overlap. In PACT '05: Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, pages 279-290, Washington, DC, USA, 2005. IEEE Computer Society.
19. IBM. OpenCL Development Kit for Linux on Power. http://www.alphaworks. ibm.com/tech/opencl.
20. IBM. Software Development Kit for Multicore Acceleration version 3.1, Programmer's Guide. IBM, 2008. http://www.ibm.com/developerworks/power/cell/.
21. IBM, Sony, and Toshiba. Cell Broadband Engine Architecture. IBM, 2009. http://www.ibm.com/developerworks/power/cell/.
22. P. Keleher, A. L. Cox, S. Dwarkadas, and W. Zwaenepoel. TreadMarks: Distributed Shared Memory on Standard Workstations and Operating Systems. In WTEC'94: Proceedings of the USENIX Winter 1994 Technical Conference, pages 115-131, January 1994.
23. Khronos OpenCL Working Group. The OpenCL Specification Version 1.0. Khronos Group, 2009. http://www.khronos.org/opencl.
24. J. Lee, J. Lee, S. Seo, J. Kim, S. Kim, and Z. Sura. COMIC++: A Software SVM System for Heterogeneous Multicore Accelerator Clusters. In HPCA'10: Proceedings of the 15th International Symposium on High Performance Computer Architecture. IEEE Computer Society, January 2010.
25. J. Lee, S. Seo, C. Kim, J. Kim, P. Chun, Z. Sura, J. Kim, and S. Han. COMIC: A Coherent Shared Memory Interface for Cell BE. In PACT'08: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, pages 303-314, October 2008.
26. T. Liu, H. Lin, T. Chen, J. K. O'Brien, and L. Shao. DBDB: Optimizing DMA Transfer for the Cell BE Architecture. In ICS'09: Proceedings of the 23rd International Conference on Supercomputing, pages 36-45, New York, NY, USA, 2009. ACM.
27. LLVM Team. The LLVM Compiler Infrastructure. http://llvm.org.
28. S. S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann, 1997.
29. NASA Advanced Supercomputing Division. NAS Parallel Benchmarks. http://www.nas.nasa.gov/Resources/Software/npb.html.
30. NVIDIA. OpenCL for NVIDIA. http://www.nvidia.com/object/cuda-opencl.html.
31. NVIDIA. NVIDIA CUDA Compute Unified Device Architecture. NVIDIA, June 2008. http://developer.download.nvidia.com.
32. W. Pugh and Omega Project Team. The Omega Project: Frameworks and Algorithms for the Analysis and Transformation of Scientific Programs. http://www.cs.umd.edu/projects/omega, 2009.
33. B. Saha, X. Zhou, H. Chen, Y. Gao, S. Yan, M. Rajagopalan, J. Fang, P. Zhang, R. Ronen, and A. Mendelson. Programming Model for a Heterogeneous x86 Platform. In PLDI'09: Proceedings of the 2009 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 431-440, New York, NY, USA, 2009. ACM.
34. L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, , and P. Hanrahan. Larrabee: A Many-Core x86 Architecture for Visual Computing. ACM Transactions on Graphics, 27(3):Article 18, August 2008.
35. S. Seo, J. Lee, and Z. Sura. Design and Implementation of Software-managed Caches for Multicores with Local Memory. In HPCA'09:Proceedings of the 15th International Symposium on High Performance Computer Architecture, pages 55-66, February 2009.
36. The IMPACT Research Group. Parboil Benchmark Suite. http://impact.crhc. illinois.edu/parboil.php, 2009.
37. R. V. van Nieuwpoort and J. W. Romein. Using many-core hardware to correlate radio astronomy signals. In ICS '09: Proceedings of the 23rd international conference on Supercomputing, pages 440-449, New York, NY, USA, 2009. ACM.
38. P. H. Wang, J. D. Collins, G. N. Chinya, H. Jiang, X. Tian, M. Girkar, N. Y. Yang, G.-Y. Lueh, and H. Wang. EXOCHI: Architecture and Programming Environment for a Heterogeneous Multi-core Multithreaded System. In PLDI'07: Proceedings of the 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 156-166, New York, NY, USA, 2007. ACM.
39. H. Zima and B. Chapman. Supercompilers for Parallel and Vector Computers. ACM Press, 1991.